PageRenderTime 25ms CodeModel.GetById 20ms app.highlight 1ms RepoModel.GetById 1ms app.codeStats 0ms

/Documentation/devicetree/bindings/powerpc/fsl/gtm.txt

https://gitlab.com/webhaikal/SenseiFerrari
Plain Text | 31 lines | 27 code | 4 blank | 0 comment | 0 complexity | 6aec352fb7d832b761f8ef03bb84b86d MD5 | raw file
 1* Freescale General-purpose Timers Module
 2
 3Required properties:
 4  - compatible : should be
 5    "fsl,<chip>-gtm", "fsl,gtm" for SOC GTMs
 6    "fsl,<chip>-qe-gtm", "fsl,qe-gtm", "fsl,gtm" for QE GTMs
 7    "fsl,<chip>-cpm2-gtm", "fsl,cpm2-gtm", "fsl,gtm" for CPM2 GTMs
 8  - reg : should contain gtm registers location and length (0x40).
 9  - interrupts : should contain four interrupts.
10  - interrupt-parent : interrupt source phandle.
11  - clock-frequency : specifies the frequency driving the timer.
12
13Example:
14
15timer@500 {
16	compatible = "fsl,mpc8360-gtm", "fsl,gtm";
17	reg = <0x500 0x40>;
18	interrupts = <90 8 78 8 84 8 72 8>;
19	interrupt-parent = <&ipic>;
20	/* filled by u-boot */
21	clock-frequency = <0>;
22};
23
24timer@440 {
25	compatible = "fsl,mpc8360-qe-gtm", "fsl,qe-gtm", "fsl,gtm";
26	reg = <0x440 0x40>;
27	interrupts = <12 13 14 15>;
28	interrupt-parent = <&qeic>;
29	/* filled by u-boot */
30	clock-frequency = <0>;
31};