PageRenderTime 14ms CodeModel.GetById 9ms app.highlight 2ms RepoModel.GetById 1ms app.codeStats 0ms

/arch/arm/mach-ep93xx/include/mach/hardware.h

https://github.com/AICP/kernel_google_msm
C Header | 24 lines | 8 code | 5 blank | 11 comment | 0 complexity | 3660a5c3d1d9e0cd79af654dfeb72ecd MD5 | raw file
 1/*
 2 * arch/arm/mach-ep93xx/include/mach/hardware.h
 3 */
 4
 5#ifndef __ASM_ARCH_HARDWARE_H
 6#define __ASM_ARCH_HARDWARE_H
 7
 8#include <mach/platform.h>
 9
10/*
11 * The EP93xx has two external crystal oscillators.  To generate the
12 * required high-frequency clocks, the processor uses two phase-locked-
13 * loops (PLLs) to multiply the incoming external clock signal to much
14 * higher frequencies that are then divided down by programmable dividers
15 * to produce the needed clocks.  The PLLs operate independently of one
16 * another.
17 */
18#define EP93XX_EXT_CLK_RATE	14745600
19#define EP93XX_EXT_RTC_RATE	32768
20
21#define EP93XX_KEYTCHCLK_DIV4	(EP93XX_EXT_CLK_RATE / 4)
22#define EP93XX_KEYTCHCLK_DIV16	(EP93XX_EXT_CLK_RATE / 16)
23
24#endif