PageRenderTime 17ms CodeModel.GetById 15ms app.highlight 0ms RepoModel.GetById 1ms app.codeStats 0ms

/arch/powerpc/boot/dts/mpc8536ds.dts

https://github.com/aicjofs/android_kernel_lge_v500_20d_f2fs
Device Tree | 109 lines | 81 code | 17 blank | 11 comment | 0 complexity | 17164130227cc6d220f37c3d7db6b9bb MD5 | raw file
  1/*
  2 * MPC8536 DS Device Tree Source
  3 *
  4 * Copyright 2008, 2011 Freescale Semiconductor, Inc.
  5 *
  6 * This program is free software; you can redistribute  it and/or modify it
  7 * under  the terms of  the GNU General  Public License as published by the
  8 * Free Software Foundation;  either version 2 of the  License, or (at your
  9 * option) any later version.
 10 */
 11
 12/include/ "fsl/mpc8536si-pre.dtsi"
 13
 14/ {
 15	model = "fsl,mpc8536ds";
 16	compatible = "fsl,mpc8536ds";
 17
 18	cpus {
 19		#cpus = <1>;
 20		#address-cells = <1>;
 21		#size-cells = <0>;
 22
 23		PowerPC,8536@0 {
 24			device_type = "cpu";
 25			reg = <0>;
 26			next-level-cache = <&L2>;
 27		};
 28	};
 29
 30	memory {
 31		device_type = "memory";
 32		reg = <0 0 0 0>;	// Filled by U-Boot
 33	};
 34
 35	lbc: localbus@ffe05000 {
 36		reg = <0 0xffe05000 0 0x1000>;
 37
 38		ranges = <0x0 0x0 0x0 0xe8000000 0x08000000
 39			  0x2 0x0 0x0 0xffa00000 0x00040000
 40			  0x3 0x0 0x0 0xffdf0000 0x00008000>;
 41	};
 42
 43	board_soc: soc: soc@ffe00000 {
 44		ranges = <0x0 0 0xffe00000 0x100000>;
 45	};
 46
 47	pci0: pci@ffe08000 {
 48		reg = <0 0xffe08000 0 0x1000>;
 49		ranges = <0x02000000 0 0x80000000 0 0x80000000 0 0x10000000
 50			  0x01000000 0 0x00000000 0 0xffc00000 0 0x00010000>;
 51		clock-frequency = <66666666>;
 52		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
 53		interrupt-map = <
 54
 55			/* IDSEL 0x11 J17 Slot 1 */
 56			0x8800 0 0 1 &mpic 1 1 0 0
 57			0x8800 0 0 2 &mpic 2 1 0 0
 58			0x8800 0 0 3 &mpic 3 1 0 0
 59			0x8800 0 0 4 &mpic 4 1 0 0>;
 60	};
 61
 62	pci1: pcie@ffe09000 {
 63		reg = <0 0xffe09000 0 0x1000>;
 64		ranges = <0x02000000 0 0x98000000 0 0x98000000 0 0x08000000
 65			  0x01000000 0 0x00000000 0 0xffc20000 0 0x00010000>;
 66		pcie@0 {
 67			ranges = <0x02000000 0 0x98000000
 68				  0x02000000 0 0x98000000
 69				  0 0x08000000
 70
 71				  0x01000000 0 0x00000000
 72				  0x01000000 0 0x00000000
 73				  0 0x00010000>;
 74		};
 75	};
 76
 77	pci2: pcie@ffe0a000 {
 78		reg = <0 0xffe0a000 0 0x1000>;
 79		ranges = <0x02000000 0 0x90000000 0 0x90000000 0 0x08000000
 80			  0x01000000 0 0x00000000 0 0xffc10000 0 0x00010000>;
 81		pcie@0 {
 82			ranges = <0x02000000 0 0x90000000
 83				  0x02000000 0 0x90000000
 84				  0 0x08000000
 85
 86				  0x01000000 0 0x00000000
 87				  0x01000000 0 0x00000000
 88				  0 0x00010000>;
 89		};
 90	};
 91
 92	pci3: pcie@ffe0b000 {
 93		reg = <0 0xffe0b000 0 0x1000>;
 94		ranges = <0x02000000 0 0xa0000000 0 0xa0000000 0 0x20000000
 95			  0x01000000 0 0x00000000 0 0xffc30000 0 0x00010000>;
 96		pcie@0 {
 97			ranges = <0x02000000 0 0xa0000000
 98				  0x02000000 0 0xa0000000
 99				  0 0x20000000
100
101				  0x01000000 0 0x00000000
102				  0x01000000 0 0x00000000
103				  0 0x00100000>;
104		};
105	};
106};
107
108/include/ "fsl/mpc8536si-post.dtsi"
109/include/ "mpc8536ds.dtsi"