/arch/arm/mach-omap2/clock3xxx_data.c

https://github.com/AICP/kernel_asus_grouper · C · 3578 lines · 2994 code · 380 blank · 204 comment · 21 complexity · 4d7954d79a97ece3ac12b7aa9bb80f42 MD5 · raw file

Large files are truncated click here to view the full file

  1. /*
  2. * OMAP3 clock data
  3. *
  4. * Copyright (C) 2007-2010 Texas Instruments, Inc.
  5. * Copyright (C) 2007-2011 Nokia Corporation
  6. *
  7. * Written by Paul Walmsley
  8. * With many device clock fixes by Kevin Hilman and Jouni Högander
  9. * DPLL bypass clock support added by Roman Tereshonkov
  10. *
  11. */
  12. /*
  13. * Virtual clocks are introduced as convenient tools.
  14. * They are sources for other clocks and not supposed
  15. * to be requested from drivers directly.
  16. */
  17. #include <linux/kernel.h>
  18. #include <linux/clk.h>
  19. #include <linux/list.h>
  20. #include <plat/clkdev_omap.h>
  21. #include "clock.h"
  22. #include "clock3xxx.h"
  23. #include "clock34xx.h"
  24. #include "clock36xx.h"
  25. #include "clock3517.h"
  26. #include "cm2xxx_3xxx.h"
  27. #include "cm-regbits-34xx.h"
  28. #include "prm2xxx_3xxx.h"
  29. #include "prm-regbits-34xx.h"
  30. #include "control.h"
  31. /*
  32. * clocks
  33. */
  34. #define OMAP_CM_REGADDR OMAP34XX_CM_REGADDR
  35. /* Maximum DPLL multiplier, divider values for OMAP3 */
  36. #define OMAP3_MAX_DPLL_MULT 2047
  37. #define OMAP3630_MAX_JTYPE_DPLL_MULT 4095
  38. #define OMAP3_MAX_DPLL_DIV 128
  39. /*
  40. * DPLL1 supplies clock to the MPU.
  41. * DPLL2 supplies clock to the IVA2.
  42. * DPLL3 supplies CORE domain clocks.
  43. * DPLL4 supplies peripheral clocks.
  44. * DPLL5 supplies other peripheral clocks (USBHOST, USIM).
  45. */
  46. /* Forward declarations for DPLL bypass clocks */
  47. static struct clk dpll1_fck;
  48. static struct clk dpll2_fck;
  49. /* PRM CLOCKS */
  50. /* According to timer32k.c, this is a 32768Hz clock, not a 32000Hz clock. */
  51. static struct clk omap_32k_fck = {
  52. .name = "omap_32k_fck",
  53. .ops = &clkops_null,
  54. .rate = 32768,
  55. };
  56. static struct clk secure_32k_fck = {
  57. .name = "secure_32k_fck",
  58. .ops = &clkops_null,
  59. .rate = 32768,
  60. };
  61. /* Virtual source clocks for osc_sys_ck */
  62. static struct clk virt_12m_ck = {
  63. .name = "virt_12m_ck",
  64. .ops = &clkops_null,
  65. .rate = 12000000,
  66. };
  67. static struct clk virt_13m_ck = {
  68. .name = "virt_13m_ck",
  69. .ops = &clkops_null,
  70. .rate = 13000000,
  71. };
  72. static struct clk virt_16_8m_ck = {
  73. .name = "virt_16_8m_ck",
  74. .ops = &clkops_null,
  75. .rate = 16800000,
  76. };
  77. static struct clk virt_19_2m_ck = {
  78. .name = "virt_19_2m_ck",
  79. .ops = &clkops_null,
  80. .rate = 19200000,
  81. };
  82. static struct clk virt_26m_ck = {
  83. .name = "virt_26m_ck",
  84. .ops = &clkops_null,
  85. .rate = 26000000,
  86. };
  87. static struct clk virt_38_4m_ck = {
  88. .name = "virt_38_4m_ck",
  89. .ops = &clkops_null,
  90. .rate = 38400000,
  91. };
  92. static const struct clksel_rate osc_sys_12m_rates[] = {
  93. { .div = 1, .val = 0, .flags = RATE_IN_3XXX },
  94. { .div = 0 }
  95. };
  96. static const struct clksel_rate osc_sys_13m_rates[] = {
  97. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  98. { .div = 0 }
  99. };
  100. static const struct clksel_rate osc_sys_16_8m_rates[] = {
  101. { .div = 1, .val = 5, .flags = RATE_IN_3430ES2PLUS_36XX },
  102. { .div = 0 }
  103. };
  104. static const struct clksel_rate osc_sys_19_2m_rates[] = {
  105. { .div = 1, .val = 2, .flags = RATE_IN_3XXX },
  106. { .div = 0 }
  107. };
  108. static const struct clksel_rate osc_sys_26m_rates[] = {
  109. { .div = 1, .val = 3, .flags = RATE_IN_3XXX },
  110. { .div = 0 }
  111. };
  112. static const struct clksel_rate osc_sys_38_4m_rates[] = {
  113. { .div = 1, .val = 4, .flags = RATE_IN_3XXX },
  114. { .div = 0 }
  115. };
  116. static const struct clksel osc_sys_clksel[] = {
  117. { .parent = &virt_12m_ck, .rates = osc_sys_12m_rates },
  118. { .parent = &virt_13m_ck, .rates = osc_sys_13m_rates },
  119. { .parent = &virt_16_8m_ck, .rates = osc_sys_16_8m_rates },
  120. { .parent = &virt_19_2m_ck, .rates = osc_sys_19_2m_rates },
  121. { .parent = &virt_26m_ck, .rates = osc_sys_26m_rates },
  122. { .parent = &virt_38_4m_ck, .rates = osc_sys_38_4m_rates },
  123. { .parent = NULL },
  124. };
  125. /* Oscillator clock */
  126. /* 12, 13, 16.8, 19.2, 26, or 38.4 MHz */
  127. static struct clk osc_sys_ck = {
  128. .name = "osc_sys_ck",
  129. .ops = &clkops_null,
  130. .init = &omap2_init_clksel_parent,
  131. .clksel_reg = OMAP3430_PRM_CLKSEL,
  132. .clksel_mask = OMAP3430_SYS_CLKIN_SEL_MASK,
  133. .clksel = osc_sys_clksel,
  134. /* REVISIT: deal with autoextclkmode? */
  135. .recalc = &omap2_clksel_recalc,
  136. };
  137. static const struct clksel_rate div2_rates[] = {
  138. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  139. { .div = 2, .val = 2, .flags = RATE_IN_3XXX },
  140. { .div = 0 }
  141. };
  142. static const struct clksel sys_clksel[] = {
  143. { .parent = &osc_sys_ck, .rates = div2_rates },
  144. { .parent = NULL }
  145. };
  146. /* Latency: this clock is only enabled after PRM_CLKSETUP.SETUP_TIME */
  147. /* Feeds DPLLs - divided first by PRM_CLKSRC_CTRL.SYSCLKDIV? */
  148. static struct clk sys_ck = {
  149. .name = "sys_ck",
  150. .ops = &clkops_null,
  151. .parent = &osc_sys_ck,
  152. .init = &omap2_init_clksel_parent,
  153. .clksel_reg = OMAP3430_PRM_CLKSRC_CTRL,
  154. .clksel_mask = OMAP_SYSCLKDIV_MASK,
  155. .clksel = sys_clksel,
  156. .recalc = &omap2_clksel_recalc,
  157. };
  158. static struct clk sys_altclk = {
  159. .name = "sys_altclk",
  160. .ops = &clkops_null,
  161. };
  162. /* Optional external clock input for some McBSPs */
  163. static struct clk mcbsp_clks = {
  164. .name = "mcbsp_clks",
  165. .ops = &clkops_null,
  166. };
  167. /* PRM EXTERNAL CLOCK OUTPUT */
  168. static struct clk sys_clkout1 = {
  169. .name = "sys_clkout1",
  170. .ops = &clkops_omap2_dflt,
  171. .parent = &osc_sys_ck,
  172. .enable_reg = OMAP3430_PRM_CLKOUT_CTRL,
  173. .enable_bit = OMAP3430_CLKOUT_EN_SHIFT,
  174. .recalc = &followparent_recalc,
  175. };
  176. /* DPLLS */
  177. /* CM CLOCKS */
  178. static const struct clksel_rate div16_dpll_rates[] = {
  179. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  180. { .div = 2, .val = 2, .flags = RATE_IN_3XXX },
  181. { .div = 3, .val = 3, .flags = RATE_IN_3XXX },
  182. { .div = 4, .val = 4, .flags = RATE_IN_3XXX },
  183. { .div = 5, .val = 5, .flags = RATE_IN_3XXX },
  184. { .div = 6, .val = 6, .flags = RATE_IN_3XXX },
  185. { .div = 7, .val = 7, .flags = RATE_IN_3XXX },
  186. { .div = 8, .val = 8, .flags = RATE_IN_3XXX },
  187. { .div = 9, .val = 9, .flags = RATE_IN_3XXX },
  188. { .div = 10, .val = 10, .flags = RATE_IN_3XXX },
  189. { .div = 11, .val = 11, .flags = RATE_IN_3XXX },
  190. { .div = 12, .val = 12, .flags = RATE_IN_3XXX },
  191. { .div = 13, .val = 13, .flags = RATE_IN_3XXX },
  192. { .div = 14, .val = 14, .flags = RATE_IN_3XXX },
  193. { .div = 15, .val = 15, .flags = RATE_IN_3XXX },
  194. { .div = 16, .val = 16, .flags = RATE_IN_3XXX },
  195. { .div = 0 }
  196. };
  197. static const struct clksel_rate dpll4_rates[] = {
  198. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  199. { .div = 2, .val = 2, .flags = RATE_IN_3XXX },
  200. { .div = 3, .val = 3, .flags = RATE_IN_3XXX },
  201. { .div = 4, .val = 4, .flags = RATE_IN_3XXX },
  202. { .div = 5, .val = 5, .flags = RATE_IN_3XXX },
  203. { .div = 6, .val = 6, .flags = RATE_IN_3XXX },
  204. { .div = 7, .val = 7, .flags = RATE_IN_3XXX },
  205. { .div = 8, .val = 8, .flags = RATE_IN_3XXX },
  206. { .div = 9, .val = 9, .flags = RATE_IN_3XXX },
  207. { .div = 10, .val = 10, .flags = RATE_IN_3XXX },
  208. { .div = 11, .val = 11, .flags = RATE_IN_3XXX },
  209. { .div = 12, .val = 12, .flags = RATE_IN_3XXX },
  210. { .div = 13, .val = 13, .flags = RATE_IN_3XXX },
  211. { .div = 14, .val = 14, .flags = RATE_IN_3XXX },
  212. { .div = 15, .val = 15, .flags = RATE_IN_3XXX },
  213. { .div = 16, .val = 16, .flags = RATE_IN_3XXX },
  214. { .div = 17, .val = 17, .flags = RATE_IN_36XX },
  215. { .div = 18, .val = 18, .flags = RATE_IN_36XX },
  216. { .div = 19, .val = 19, .flags = RATE_IN_36XX },
  217. { .div = 20, .val = 20, .flags = RATE_IN_36XX },
  218. { .div = 21, .val = 21, .flags = RATE_IN_36XX },
  219. { .div = 22, .val = 22, .flags = RATE_IN_36XX },
  220. { .div = 23, .val = 23, .flags = RATE_IN_36XX },
  221. { .div = 24, .val = 24, .flags = RATE_IN_36XX },
  222. { .div = 25, .val = 25, .flags = RATE_IN_36XX },
  223. { .div = 26, .val = 26, .flags = RATE_IN_36XX },
  224. { .div = 27, .val = 27, .flags = RATE_IN_36XX },
  225. { .div = 28, .val = 28, .flags = RATE_IN_36XX },
  226. { .div = 29, .val = 29, .flags = RATE_IN_36XX },
  227. { .div = 30, .val = 30, .flags = RATE_IN_36XX },
  228. { .div = 31, .val = 31, .flags = RATE_IN_36XX },
  229. { .div = 32, .val = 32, .flags = RATE_IN_36XX },
  230. { .div = 0 }
  231. };
  232. /* DPLL1 */
  233. /* MPU clock source */
  234. /* Type: DPLL */
  235. static struct dpll_data dpll1_dd = {
  236. .mult_div1_reg = OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_CLKSEL1_PLL),
  237. .mult_mask = OMAP3430_MPU_DPLL_MULT_MASK,
  238. .div1_mask = OMAP3430_MPU_DPLL_DIV_MASK,
  239. .clk_bypass = &dpll1_fck,
  240. .clk_ref = &sys_ck,
  241. .freqsel_mask = OMAP3430_MPU_DPLL_FREQSEL_MASK,
  242. .control_reg = OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_CLKEN_PLL),
  243. .enable_mask = OMAP3430_EN_MPU_DPLL_MASK,
  244. .modes = (1 << DPLL_LOW_POWER_BYPASS) | (1 << DPLL_LOCKED),
  245. .auto_recal_bit = OMAP3430_EN_MPU_DPLL_DRIFTGUARD_SHIFT,
  246. .recal_en_bit = OMAP3430_MPU_DPLL_RECAL_EN_SHIFT,
  247. .recal_st_bit = OMAP3430_MPU_DPLL_ST_SHIFT,
  248. .autoidle_reg = OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_AUTOIDLE_PLL),
  249. .autoidle_mask = OMAP3430_AUTO_MPU_DPLL_MASK,
  250. .idlest_reg = OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_IDLEST_PLL),
  251. .idlest_mask = OMAP3430_ST_MPU_CLK_MASK,
  252. .max_multiplier = OMAP3_MAX_DPLL_MULT,
  253. .min_divider = 1,
  254. .max_divider = OMAP3_MAX_DPLL_DIV,
  255. };
  256. static struct clk dpll1_ck = {
  257. .name = "dpll1_ck",
  258. .ops = &clkops_omap3_noncore_dpll_ops,
  259. .parent = &sys_ck,
  260. .dpll_data = &dpll1_dd,
  261. .round_rate = &omap2_dpll_round_rate,
  262. .set_rate = &omap3_noncore_dpll_set_rate,
  263. .clkdm_name = "dpll1_clkdm",
  264. .recalc = &omap3_dpll_recalc,
  265. };
  266. /*
  267. * This virtual clock provides the CLKOUTX2 output from the DPLL if the
  268. * DPLL isn't bypassed.
  269. */
  270. static struct clk dpll1_x2_ck = {
  271. .name = "dpll1_x2_ck",
  272. .ops = &clkops_null,
  273. .parent = &dpll1_ck,
  274. .clkdm_name = "dpll1_clkdm",
  275. .recalc = &omap3_clkoutx2_recalc,
  276. };
  277. /* On DPLL1, unlike other DPLLs, the divider is downstream from CLKOUTX2 */
  278. static const struct clksel div16_dpll1_x2m2_clksel[] = {
  279. { .parent = &dpll1_x2_ck, .rates = div16_dpll_rates },
  280. { .parent = NULL }
  281. };
  282. /*
  283. * Does not exist in the TRM - needed to separate the M2 divider from
  284. * bypass selection in mpu_ck
  285. */
  286. static struct clk dpll1_x2m2_ck = {
  287. .name = "dpll1_x2m2_ck",
  288. .ops = &clkops_null,
  289. .parent = &dpll1_x2_ck,
  290. .init = &omap2_init_clksel_parent,
  291. .clksel_reg = OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_CLKSEL2_PLL),
  292. .clksel_mask = OMAP3430_MPU_DPLL_CLKOUT_DIV_MASK,
  293. .clksel = div16_dpll1_x2m2_clksel,
  294. .clkdm_name = "dpll1_clkdm",
  295. .recalc = &omap2_clksel_recalc,
  296. };
  297. /* DPLL2 */
  298. /* IVA2 clock source */
  299. /* Type: DPLL */
  300. static struct dpll_data dpll2_dd = {
  301. .mult_div1_reg = OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKSEL1_PLL),
  302. .mult_mask = OMAP3430_IVA2_DPLL_MULT_MASK,
  303. .div1_mask = OMAP3430_IVA2_DPLL_DIV_MASK,
  304. .clk_bypass = &dpll2_fck,
  305. .clk_ref = &sys_ck,
  306. .freqsel_mask = OMAP3430_IVA2_DPLL_FREQSEL_MASK,
  307. .control_reg = OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKEN_PLL),
  308. .enable_mask = OMAP3430_EN_IVA2_DPLL_MASK,
  309. .modes = (1 << DPLL_LOW_POWER_STOP) | (1 << DPLL_LOCKED) |
  310. (1 << DPLL_LOW_POWER_BYPASS),
  311. .auto_recal_bit = OMAP3430_EN_IVA2_DPLL_DRIFTGUARD_SHIFT,
  312. .recal_en_bit = OMAP3430_PRM_IRQENABLE_MPU_IVA2_DPLL_RECAL_EN_SHIFT,
  313. .recal_st_bit = OMAP3430_PRM_IRQSTATUS_MPU_IVA2_DPLL_ST_SHIFT,
  314. .autoidle_reg = OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_AUTOIDLE_PLL),
  315. .autoidle_mask = OMAP3430_AUTO_IVA2_DPLL_MASK,
  316. .idlest_reg = OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_IDLEST_PLL),
  317. .idlest_mask = OMAP3430_ST_IVA2_CLK_MASK,
  318. .max_multiplier = OMAP3_MAX_DPLL_MULT,
  319. .min_divider = 1,
  320. .max_divider = OMAP3_MAX_DPLL_DIV,
  321. };
  322. static struct clk dpll2_ck = {
  323. .name = "dpll2_ck",
  324. .ops = &clkops_omap3_noncore_dpll_ops,
  325. .parent = &sys_ck,
  326. .dpll_data = &dpll2_dd,
  327. .round_rate = &omap2_dpll_round_rate,
  328. .set_rate = &omap3_noncore_dpll_set_rate,
  329. .clkdm_name = "dpll2_clkdm",
  330. .recalc = &omap3_dpll_recalc,
  331. };
  332. static const struct clksel div16_dpll2_m2x2_clksel[] = {
  333. { .parent = &dpll2_ck, .rates = div16_dpll_rates },
  334. { .parent = NULL }
  335. };
  336. /*
  337. * The TRM is conflicted on whether IVA2 clock comes from DPLL2 CLKOUT
  338. * or CLKOUTX2. CLKOUT seems most plausible.
  339. */
  340. static struct clk dpll2_m2_ck = {
  341. .name = "dpll2_m2_ck",
  342. .ops = &clkops_null,
  343. .parent = &dpll2_ck,
  344. .init = &omap2_init_clksel_parent,
  345. .clksel_reg = OMAP_CM_REGADDR(OMAP3430_IVA2_MOD,
  346. OMAP3430_CM_CLKSEL2_PLL),
  347. .clksel_mask = OMAP3430_IVA2_DPLL_CLKOUT_DIV_MASK,
  348. .clksel = div16_dpll2_m2x2_clksel,
  349. .clkdm_name = "dpll2_clkdm",
  350. .recalc = &omap2_clksel_recalc,
  351. };
  352. /*
  353. * DPLL3
  354. * Source clock for all interfaces and for some device fclks
  355. * REVISIT: Also supports fast relock bypass - not included below
  356. */
  357. static struct dpll_data dpll3_dd = {
  358. .mult_div1_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL1),
  359. .mult_mask = OMAP3430_CORE_DPLL_MULT_MASK,
  360. .div1_mask = OMAP3430_CORE_DPLL_DIV_MASK,
  361. .clk_bypass = &sys_ck,
  362. .clk_ref = &sys_ck,
  363. .freqsel_mask = OMAP3430_CORE_DPLL_FREQSEL_MASK,
  364. .control_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
  365. .enable_mask = OMAP3430_EN_CORE_DPLL_MASK,
  366. .auto_recal_bit = OMAP3430_EN_CORE_DPLL_DRIFTGUARD_SHIFT,
  367. .recal_en_bit = OMAP3430_CORE_DPLL_RECAL_EN_SHIFT,
  368. .recal_st_bit = OMAP3430_CORE_DPLL_ST_SHIFT,
  369. .autoidle_reg = OMAP_CM_REGADDR(PLL_MOD, CM_AUTOIDLE),
  370. .autoidle_mask = OMAP3430_AUTO_CORE_DPLL_MASK,
  371. .idlest_reg = OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
  372. .idlest_mask = OMAP3430_ST_CORE_CLK_MASK,
  373. .max_multiplier = OMAP3_MAX_DPLL_MULT,
  374. .min_divider = 1,
  375. .max_divider = OMAP3_MAX_DPLL_DIV,
  376. };
  377. static struct clk dpll3_ck = {
  378. .name = "dpll3_ck",
  379. .ops = &clkops_omap3_core_dpll_ops,
  380. .parent = &sys_ck,
  381. .dpll_data = &dpll3_dd,
  382. .round_rate = &omap2_dpll_round_rate,
  383. .clkdm_name = "dpll3_clkdm",
  384. .recalc = &omap3_dpll_recalc,
  385. };
  386. /*
  387. * This virtual clock provides the CLKOUTX2 output from the DPLL if the
  388. * DPLL isn't bypassed
  389. */
  390. static struct clk dpll3_x2_ck = {
  391. .name = "dpll3_x2_ck",
  392. .ops = &clkops_null,
  393. .parent = &dpll3_ck,
  394. .clkdm_name = "dpll3_clkdm",
  395. .recalc = &omap3_clkoutx2_recalc,
  396. };
  397. static const struct clksel_rate div31_dpll3_rates[] = {
  398. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  399. { .div = 2, .val = 2, .flags = RATE_IN_3XXX },
  400. { .div = 3, .val = 3, .flags = RATE_IN_3430ES2PLUS_36XX },
  401. { .div = 4, .val = 4, .flags = RATE_IN_3430ES2PLUS_36XX },
  402. { .div = 5, .val = 5, .flags = RATE_IN_3430ES2PLUS_36XX },
  403. { .div = 6, .val = 6, .flags = RATE_IN_3430ES2PLUS_36XX },
  404. { .div = 7, .val = 7, .flags = RATE_IN_3430ES2PLUS_36XX },
  405. { .div = 8, .val = 8, .flags = RATE_IN_3430ES2PLUS_36XX },
  406. { .div = 9, .val = 9, .flags = RATE_IN_3430ES2PLUS_36XX },
  407. { .div = 10, .val = 10, .flags = RATE_IN_3430ES2PLUS_36XX },
  408. { .div = 11, .val = 11, .flags = RATE_IN_3430ES2PLUS_36XX },
  409. { .div = 12, .val = 12, .flags = RATE_IN_3430ES2PLUS_36XX },
  410. { .div = 13, .val = 13, .flags = RATE_IN_3430ES2PLUS_36XX },
  411. { .div = 14, .val = 14, .flags = RATE_IN_3430ES2PLUS_36XX },
  412. { .div = 15, .val = 15, .flags = RATE_IN_3430ES2PLUS_36XX },
  413. { .div = 16, .val = 16, .flags = RATE_IN_3430ES2PLUS_36XX },
  414. { .div = 17, .val = 17, .flags = RATE_IN_3430ES2PLUS_36XX },
  415. { .div = 18, .val = 18, .flags = RATE_IN_3430ES2PLUS_36XX },
  416. { .div = 19, .val = 19, .flags = RATE_IN_3430ES2PLUS_36XX },
  417. { .div = 20, .val = 20, .flags = RATE_IN_3430ES2PLUS_36XX },
  418. { .div = 21, .val = 21, .flags = RATE_IN_3430ES2PLUS_36XX },
  419. { .div = 22, .val = 22, .flags = RATE_IN_3430ES2PLUS_36XX },
  420. { .div = 23, .val = 23, .flags = RATE_IN_3430ES2PLUS_36XX },
  421. { .div = 24, .val = 24, .flags = RATE_IN_3430ES2PLUS_36XX },
  422. { .div = 25, .val = 25, .flags = RATE_IN_3430ES2PLUS_36XX },
  423. { .div = 26, .val = 26, .flags = RATE_IN_3430ES2PLUS_36XX },
  424. { .div = 27, .val = 27, .flags = RATE_IN_3430ES2PLUS_36XX },
  425. { .div = 28, .val = 28, .flags = RATE_IN_3430ES2PLUS_36XX },
  426. { .div = 29, .val = 29, .flags = RATE_IN_3430ES2PLUS_36XX },
  427. { .div = 30, .val = 30, .flags = RATE_IN_3430ES2PLUS_36XX },
  428. { .div = 31, .val = 31, .flags = RATE_IN_3430ES2PLUS_36XX },
  429. { .div = 0 },
  430. };
  431. static const struct clksel div31_dpll3m2_clksel[] = {
  432. { .parent = &dpll3_ck, .rates = div31_dpll3_rates },
  433. { .parent = NULL }
  434. };
  435. /* DPLL3 output M2 - primary control point for CORE speed */
  436. static struct clk dpll3_m2_ck = {
  437. .name = "dpll3_m2_ck",
  438. .ops = &clkops_null,
  439. .parent = &dpll3_ck,
  440. .init = &omap2_init_clksel_parent,
  441. .clksel_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL1),
  442. .clksel_mask = OMAP3430_CORE_DPLL_CLKOUT_DIV_MASK,
  443. .clksel = div31_dpll3m2_clksel,
  444. .clkdm_name = "dpll3_clkdm",
  445. .round_rate = &omap2_clksel_round_rate,
  446. .set_rate = &omap3_core_dpll_m2_set_rate,
  447. .recalc = &omap2_clksel_recalc,
  448. };
  449. static struct clk core_ck = {
  450. .name = "core_ck",
  451. .ops = &clkops_null,
  452. .parent = &dpll3_m2_ck,
  453. .recalc = &followparent_recalc,
  454. };
  455. static struct clk dpll3_m2x2_ck = {
  456. .name = "dpll3_m2x2_ck",
  457. .ops = &clkops_null,
  458. .parent = &dpll3_m2_ck,
  459. .clkdm_name = "dpll3_clkdm",
  460. .recalc = &omap3_clkoutx2_recalc,
  461. };
  462. /* The PWRDN bit is apparently only available on 3430ES2 and above */
  463. static const struct clksel div16_dpll3_clksel[] = {
  464. { .parent = &dpll3_ck, .rates = div16_dpll_rates },
  465. { .parent = NULL }
  466. };
  467. /* This virtual clock is the source for dpll3_m3x2_ck */
  468. static struct clk dpll3_m3_ck = {
  469. .name = "dpll3_m3_ck",
  470. .ops = &clkops_null,
  471. .parent = &dpll3_ck,
  472. .init = &omap2_init_clksel_parent,
  473. .clksel_reg = OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
  474. .clksel_mask = OMAP3430_DIV_DPLL3_MASK,
  475. .clksel = div16_dpll3_clksel,
  476. .clkdm_name = "dpll3_clkdm",
  477. .recalc = &omap2_clksel_recalc,
  478. };
  479. /* The PWRDN bit is apparently only available on 3430ES2 and above */
  480. static struct clk dpll3_m3x2_ck = {
  481. .name = "dpll3_m3x2_ck",
  482. .ops = &clkops_omap2_dflt_wait,
  483. .parent = &dpll3_m3_ck,
  484. .enable_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
  485. .enable_bit = OMAP3430_PWRDN_EMU_CORE_SHIFT,
  486. .flags = INVERT_ENABLE,
  487. .clkdm_name = "dpll3_clkdm",
  488. .recalc = &omap3_clkoutx2_recalc,
  489. };
  490. static struct clk emu_core_alwon_ck = {
  491. .name = "emu_core_alwon_ck",
  492. .ops = &clkops_null,
  493. .parent = &dpll3_m3x2_ck,
  494. .clkdm_name = "dpll3_clkdm",
  495. .recalc = &followparent_recalc,
  496. };
  497. /* DPLL4 */
  498. /* Supplies 96MHz, 54Mhz TV DAC, DSS fclk, CAM sensor clock, emul trace clk */
  499. /* Type: DPLL */
  500. static struct dpll_data dpll4_dd;
  501. static struct dpll_data dpll4_dd_34xx __initdata = {
  502. .mult_div1_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL2),
  503. .mult_mask = OMAP3430_PERIPH_DPLL_MULT_MASK,
  504. .div1_mask = OMAP3430_PERIPH_DPLL_DIV_MASK,
  505. .clk_bypass = &sys_ck,
  506. .clk_ref = &sys_ck,
  507. .freqsel_mask = OMAP3430_PERIPH_DPLL_FREQSEL_MASK,
  508. .control_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
  509. .enable_mask = OMAP3430_EN_PERIPH_DPLL_MASK,
  510. .modes = (1 << DPLL_LOW_POWER_STOP) | (1 << DPLL_LOCKED),
  511. .auto_recal_bit = OMAP3430_EN_PERIPH_DPLL_DRIFTGUARD_SHIFT,
  512. .recal_en_bit = OMAP3430_PERIPH_DPLL_RECAL_EN_SHIFT,
  513. .recal_st_bit = OMAP3430_PERIPH_DPLL_ST_SHIFT,
  514. .autoidle_reg = OMAP_CM_REGADDR(PLL_MOD, CM_AUTOIDLE),
  515. .autoidle_mask = OMAP3430_AUTO_PERIPH_DPLL_MASK,
  516. .idlest_reg = OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
  517. .idlest_mask = OMAP3430_ST_PERIPH_CLK_MASK,
  518. .max_multiplier = OMAP3_MAX_DPLL_MULT,
  519. .min_divider = 1,
  520. .max_divider = OMAP3_MAX_DPLL_DIV,
  521. };
  522. static struct dpll_data dpll4_dd_3630 __initdata = {
  523. .mult_div1_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL2),
  524. .mult_mask = OMAP3630_PERIPH_DPLL_MULT_MASK,
  525. .div1_mask = OMAP3430_PERIPH_DPLL_DIV_MASK,
  526. .clk_bypass = &sys_ck,
  527. .clk_ref = &sys_ck,
  528. .control_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
  529. .enable_mask = OMAP3430_EN_PERIPH_DPLL_MASK,
  530. .modes = (1 << DPLL_LOW_POWER_STOP) | (1 << DPLL_LOCKED),
  531. .auto_recal_bit = OMAP3430_EN_PERIPH_DPLL_DRIFTGUARD_SHIFT,
  532. .recal_en_bit = OMAP3430_PERIPH_DPLL_RECAL_EN_SHIFT,
  533. .recal_st_bit = OMAP3430_PERIPH_DPLL_ST_SHIFT,
  534. .autoidle_reg = OMAP_CM_REGADDR(PLL_MOD, CM_AUTOIDLE),
  535. .autoidle_mask = OMAP3430_AUTO_PERIPH_DPLL_MASK,
  536. .idlest_reg = OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
  537. .idlest_mask = OMAP3430_ST_PERIPH_CLK_MASK,
  538. .dco_mask = OMAP3630_PERIPH_DPLL_DCO_SEL_MASK,
  539. .sddiv_mask = OMAP3630_PERIPH_DPLL_SD_DIV_MASK,
  540. .max_multiplier = OMAP3630_MAX_JTYPE_DPLL_MULT,
  541. .min_divider = 1,
  542. .max_divider = OMAP3_MAX_DPLL_DIV,
  543. .flags = DPLL_J_TYPE
  544. };
  545. static struct clk dpll4_ck = {
  546. .name = "dpll4_ck",
  547. .ops = &clkops_omap3_noncore_dpll_ops,
  548. .parent = &sys_ck,
  549. .dpll_data = &dpll4_dd,
  550. .round_rate = &omap2_dpll_round_rate,
  551. .set_rate = &omap3_dpll4_set_rate,
  552. .clkdm_name = "dpll4_clkdm",
  553. .recalc = &omap3_dpll_recalc,
  554. };
  555. /*
  556. * This virtual clock provides the CLKOUTX2 output from the DPLL if the
  557. * DPLL isn't bypassed --
  558. * XXX does this serve any downstream clocks?
  559. */
  560. static struct clk dpll4_x2_ck = {
  561. .name = "dpll4_x2_ck",
  562. .ops = &clkops_null,
  563. .parent = &dpll4_ck,
  564. .clkdm_name = "dpll4_clkdm",
  565. .recalc = &omap3_clkoutx2_recalc,
  566. };
  567. static const struct clksel dpll4_clksel[] = {
  568. { .parent = &dpll4_ck, .rates = dpll4_rates },
  569. { .parent = NULL }
  570. };
  571. /* This virtual clock is the source for dpll4_m2x2_ck */
  572. static struct clk dpll4_m2_ck = {
  573. .name = "dpll4_m2_ck",
  574. .ops = &clkops_null,
  575. .parent = &dpll4_ck,
  576. .init = &omap2_init_clksel_parent,
  577. .clksel_reg = OMAP_CM_REGADDR(PLL_MOD, OMAP3430_CM_CLKSEL3),
  578. .clksel_mask = OMAP3630_DIV_96M_MASK,
  579. .clksel = dpll4_clksel,
  580. .clkdm_name = "dpll4_clkdm",
  581. .recalc = &omap2_clksel_recalc,
  582. };
  583. /* The PWRDN bit is apparently only available on 3430ES2 and above */
  584. static struct clk dpll4_m2x2_ck = {
  585. .name = "dpll4_m2x2_ck",
  586. .ops = &clkops_omap2_dflt_wait,
  587. .parent = &dpll4_m2_ck,
  588. .enable_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
  589. .enable_bit = OMAP3430_PWRDN_96M_SHIFT,
  590. .flags = INVERT_ENABLE,
  591. .clkdm_name = "dpll4_clkdm",
  592. .recalc = &omap3_clkoutx2_recalc,
  593. };
  594. /*
  595. * DPLL4 generates DPLL4_M2X2_CLK which is then routed into the PRM as
  596. * PRM_96M_ALWON_(F)CLK. Two clocks then emerge from the PRM:
  597. * 96M_ALWON_FCLK (called "omap_96m_alwon_fck" below) and
  598. * CM_96K_(F)CLK.
  599. */
  600. /* Adding 192MHz Clock node needed by SGX */
  601. static struct clk omap_192m_alwon_fck = {
  602. .name = "omap_192m_alwon_fck",
  603. .ops = &clkops_null,
  604. .parent = &dpll4_m2x2_ck,
  605. .recalc = &followparent_recalc,
  606. };
  607. static const struct clksel_rate omap_96m_alwon_fck_rates[] = {
  608. { .div = 1, .val = 1, .flags = RATE_IN_36XX },
  609. { .div = 2, .val = 2, .flags = RATE_IN_36XX },
  610. { .div = 0 }
  611. };
  612. static const struct clksel omap_96m_alwon_fck_clksel[] = {
  613. { .parent = &omap_192m_alwon_fck, .rates = omap_96m_alwon_fck_rates },
  614. { .parent = NULL }
  615. };
  616. static const struct clksel_rate omap_96m_dpll_rates[] = {
  617. { .div = 1, .val = 0, .flags = RATE_IN_3XXX },
  618. { .div = 0 }
  619. };
  620. static const struct clksel_rate omap_96m_sys_rates[] = {
  621. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  622. { .div = 0 }
  623. };
  624. static struct clk omap_96m_alwon_fck = {
  625. .name = "omap_96m_alwon_fck",
  626. .ops = &clkops_null,
  627. .parent = &dpll4_m2x2_ck,
  628. .recalc = &followparent_recalc,
  629. };
  630. static struct clk omap_96m_alwon_fck_3630 = {
  631. .name = "omap_96m_alwon_fck",
  632. .parent = &omap_192m_alwon_fck,
  633. .init = &omap2_init_clksel_parent,
  634. .ops = &clkops_null,
  635. .recalc = &omap2_clksel_recalc,
  636. .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
  637. .clksel_mask = OMAP3630_CLKSEL_96M_MASK,
  638. .clksel = omap_96m_alwon_fck_clksel
  639. };
  640. static struct clk cm_96m_fck = {
  641. .name = "cm_96m_fck",
  642. .ops = &clkops_null,
  643. .parent = &omap_96m_alwon_fck,
  644. .recalc = &followparent_recalc,
  645. };
  646. static const struct clksel omap_96m_fck_clksel[] = {
  647. { .parent = &cm_96m_fck, .rates = omap_96m_dpll_rates },
  648. { .parent = &sys_ck, .rates = omap_96m_sys_rates },
  649. { .parent = NULL }
  650. };
  651. static struct clk omap_96m_fck = {
  652. .name = "omap_96m_fck",
  653. .ops = &clkops_null,
  654. .parent = &sys_ck,
  655. .init = &omap2_init_clksel_parent,
  656. .clksel_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL1),
  657. .clksel_mask = OMAP3430_SOURCE_96M_MASK,
  658. .clksel = omap_96m_fck_clksel,
  659. .recalc = &omap2_clksel_recalc,
  660. };
  661. /* This virtual clock is the source for dpll4_m3x2_ck */
  662. static struct clk dpll4_m3_ck = {
  663. .name = "dpll4_m3_ck",
  664. .ops = &clkops_null,
  665. .parent = &dpll4_ck,
  666. .init = &omap2_init_clksel_parent,
  667. .clksel_reg = OMAP_CM_REGADDR(OMAP3430_DSS_MOD, CM_CLKSEL),
  668. .clksel_mask = OMAP3430_CLKSEL_TV_MASK,
  669. .clksel = dpll4_clksel,
  670. .clkdm_name = "dpll4_clkdm",
  671. .recalc = &omap2_clksel_recalc,
  672. };
  673. /* The PWRDN bit is apparently only available on 3430ES2 and above */
  674. static struct clk dpll4_m3x2_ck = {
  675. .name = "dpll4_m3x2_ck",
  676. .ops = &clkops_omap2_dflt_wait,
  677. .parent = &dpll4_m3_ck,
  678. .enable_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
  679. .enable_bit = OMAP3430_PWRDN_TV_SHIFT,
  680. .flags = INVERT_ENABLE,
  681. .clkdm_name = "dpll4_clkdm",
  682. .recalc = &omap3_clkoutx2_recalc,
  683. };
  684. static const struct clksel_rate omap_54m_d4m3x2_rates[] = {
  685. { .div = 1, .val = 0, .flags = RATE_IN_3XXX },
  686. { .div = 0 }
  687. };
  688. static const struct clksel_rate omap_54m_alt_rates[] = {
  689. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  690. { .div = 0 }
  691. };
  692. static const struct clksel omap_54m_clksel[] = {
  693. { .parent = &dpll4_m3x2_ck, .rates = omap_54m_d4m3x2_rates },
  694. { .parent = &sys_altclk, .rates = omap_54m_alt_rates },
  695. { .parent = NULL }
  696. };
  697. static struct clk omap_54m_fck = {
  698. .name = "omap_54m_fck",
  699. .ops = &clkops_null,
  700. .init = &omap2_init_clksel_parent,
  701. .clksel_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL1),
  702. .clksel_mask = OMAP3430_SOURCE_54M_MASK,
  703. .clksel = omap_54m_clksel,
  704. .recalc = &omap2_clksel_recalc,
  705. };
  706. static const struct clksel_rate omap_48m_cm96m_rates[] = {
  707. { .div = 2, .val = 0, .flags = RATE_IN_3XXX },
  708. { .div = 0 }
  709. };
  710. static const struct clksel_rate omap_48m_alt_rates[] = {
  711. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  712. { .div = 0 }
  713. };
  714. static const struct clksel omap_48m_clksel[] = {
  715. { .parent = &cm_96m_fck, .rates = omap_48m_cm96m_rates },
  716. { .parent = &sys_altclk, .rates = omap_48m_alt_rates },
  717. { .parent = NULL }
  718. };
  719. static struct clk omap_48m_fck = {
  720. .name = "omap_48m_fck",
  721. .ops = &clkops_null,
  722. .init = &omap2_init_clksel_parent,
  723. .clksel_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL1),
  724. .clksel_mask = OMAP3430_SOURCE_48M_MASK,
  725. .clksel = omap_48m_clksel,
  726. .recalc = &omap2_clksel_recalc,
  727. };
  728. static struct clk omap_12m_fck = {
  729. .name = "omap_12m_fck",
  730. .ops = &clkops_null,
  731. .parent = &omap_48m_fck,
  732. .fixed_div = 4,
  733. .recalc = &omap_fixed_divisor_recalc,
  734. };
  735. /* This virtual clock is the source for dpll4_m4x2_ck */
  736. static struct clk dpll4_m4_ck = {
  737. .name = "dpll4_m4_ck",
  738. .ops = &clkops_null,
  739. .parent = &dpll4_ck,
  740. .init = &omap2_init_clksel_parent,
  741. .clksel_reg = OMAP_CM_REGADDR(OMAP3430_DSS_MOD, CM_CLKSEL),
  742. .clksel_mask = OMAP3430_CLKSEL_DSS1_MASK,
  743. .clksel = dpll4_clksel,
  744. .clkdm_name = "dpll4_clkdm",
  745. .recalc = &omap2_clksel_recalc,
  746. .set_rate = &omap2_clksel_set_rate,
  747. .round_rate = &omap2_clksel_round_rate,
  748. };
  749. /* The PWRDN bit is apparently only available on 3430ES2 and above */
  750. static struct clk dpll4_m4x2_ck = {
  751. .name = "dpll4_m4x2_ck",
  752. .ops = &clkops_omap2_dflt_wait,
  753. .parent = &dpll4_m4_ck,
  754. .enable_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
  755. .enable_bit = OMAP3430_PWRDN_DSS1_SHIFT,
  756. .flags = INVERT_ENABLE,
  757. .clkdm_name = "dpll4_clkdm",
  758. .recalc = &omap3_clkoutx2_recalc,
  759. };
  760. /* This virtual clock is the source for dpll4_m5x2_ck */
  761. static struct clk dpll4_m5_ck = {
  762. .name = "dpll4_m5_ck",
  763. .ops = &clkops_null,
  764. .parent = &dpll4_ck,
  765. .init = &omap2_init_clksel_parent,
  766. .clksel_reg = OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_CLKSEL),
  767. .clksel_mask = OMAP3430_CLKSEL_CAM_MASK,
  768. .clksel = dpll4_clksel,
  769. .clkdm_name = "dpll4_clkdm",
  770. .set_rate = &omap2_clksel_set_rate,
  771. .round_rate = &omap2_clksel_round_rate,
  772. .recalc = &omap2_clksel_recalc,
  773. };
  774. /* The PWRDN bit is apparently only available on 3430ES2 and above */
  775. static struct clk dpll4_m5x2_ck = {
  776. .name = "dpll4_m5x2_ck",
  777. .ops = &clkops_omap2_dflt_wait,
  778. .parent = &dpll4_m5_ck,
  779. .enable_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
  780. .enable_bit = OMAP3430_PWRDN_CAM_SHIFT,
  781. .flags = INVERT_ENABLE,
  782. .clkdm_name = "dpll4_clkdm",
  783. .recalc = &omap3_clkoutx2_recalc,
  784. };
  785. /* This virtual clock is the source for dpll4_m6x2_ck */
  786. static struct clk dpll4_m6_ck = {
  787. .name = "dpll4_m6_ck",
  788. .ops = &clkops_null,
  789. .parent = &dpll4_ck,
  790. .init = &omap2_init_clksel_parent,
  791. .clksel_reg = OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
  792. .clksel_mask = OMAP3430_DIV_DPLL4_MASK,
  793. .clksel = dpll4_clksel,
  794. .clkdm_name = "dpll4_clkdm",
  795. .recalc = &omap2_clksel_recalc,
  796. };
  797. /* The PWRDN bit is apparently only available on 3430ES2 and above */
  798. static struct clk dpll4_m6x2_ck = {
  799. .name = "dpll4_m6x2_ck",
  800. .ops = &clkops_omap2_dflt_wait,
  801. .parent = &dpll4_m6_ck,
  802. .enable_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
  803. .enable_bit = OMAP3430_PWRDN_EMU_PERIPH_SHIFT,
  804. .flags = INVERT_ENABLE,
  805. .clkdm_name = "dpll4_clkdm",
  806. .recalc = &omap3_clkoutx2_recalc,
  807. };
  808. static struct clk emu_per_alwon_ck = {
  809. .name = "emu_per_alwon_ck",
  810. .ops = &clkops_null,
  811. .parent = &dpll4_m6x2_ck,
  812. .clkdm_name = "dpll4_clkdm",
  813. .recalc = &followparent_recalc,
  814. };
  815. /* DPLL5 */
  816. /* Supplies 120MHz clock, USIM source clock */
  817. /* Type: DPLL */
  818. /* 3430ES2 only */
  819. static struct dpll_data dpll5_dd = {
  820. .mult_div1_reg = OMAP_CM_REGADDR(PLL_MOD, OMAP3430ES2_CM_CLKSEL4),
  821. .mult_mask = OMAP3430ES2_PERIPH2_DPLL_MULT_MASK,
  822. .div1_mask = OMAP3430ES2_PERIPH2_DPLL_DIV_MASK,
  823. .clk_bypass = &sys_ck,
  824. .clk_ref = &sys_ck,
  825. .freqsel_mask = OMAP3430ES2_PERIPH2_DPLL_FREQSEL_MASK,
  826. .control_reg = OMAP_CM_REGADDR(PLL_MOD, OMAP3430ES2_CM_CLKEN2),
  827. .enable_mask = OMAP3430ES2_EN_PERIPH2_DPLL_MASK,
  828. .modes = (1 << DPLL_LOW_POWER_STOP) | (1 << DPLL_LOCKED),
  829. .auto_recal_bit = OMAP3430ES2_EN_PERIPH2_DPLL_DRIFTGUARD_SHIFT,
  830. .recal_en_bit = OMAP3430ES2_SND_PERIPH_DPLL_RECAL_EN_SHIFT,
  831. .recal_st_bit = OMAP3430ES2_SND_PERIPH_DPLL_ST_SHIFT,
  832. .autoidle_reg = OMAP_CM_REGADDR(PLL_MOD, OMAP3430ES2_CM_AUTOIDLE2_PLL),
  833. .autoidle_mask = OMAP3430ES2_AUTO_PERIPH2_DPLL_MASK,
  834. .idlest_reg = OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST2),
  835. .idlest_mask = OMAP3430ES2_ST_PERIPH2_CLK_MASK,
  836. .max_multiplier = OMAP3_MAX_DPLL_MULT,
  837. .min_divider = 1,
  838. .max_divider = OMAP3_MAX_DPLL_DIV,
  839. };
  840. static struct clk dpll5_ck = {
  841. .name = "dpll5_ck",
  842. .ops = &clkops_omap3_noncore_dpll_ops,
  843. .parent = &sys_ck,
  844. .dpll_data = &dpll5_dd,
  845. .round_rate = &omap2_dpll_round_rate,
  846. .set_rate = &omap3_noncore_dpll_set_rate,
  847. .clkdm_name = "dpll5_clkdm",
  848. .recalc = &omap3_dpll_recalc,
  849. };
  850. static const struct clksel div16_dpll5_clksel[] = {
  851. { .parent = &dpll5_ck, .rates = div16_dpll_rates },
  852. { .parent = NULL }
  853. };
  854. static struct clk dpll5_m2_ck = {
  855. .name = "dpll5_m2_ck",
  856. .ops = &clkops_null,
  857. .parent = &dpll5_ck,
  858. .init = &omap2_init_clksel_parent,
  859. .clksel_reg = OMAP_CM_REGADDR(PLL_MOD, OMAP3430ES2_CM_CLKSEL5),
  860. .clksel_mask = OMAP3430ES2_DIV_120M_MASK,
  861. .clksel = div16_dpll5_clksel,
  862. .clkdm_name = "dpll5_clkdm",
  863. .recalc = &omap2_clksel_recalc,
  864. };
  865. /* CM EXTERNAL CLOCK OUTPUTS */
  866. static const struct clksel_rate clkout2_src_core_rates[] = {
  867. { .div = 1, .val = 0, .flags = RATE_IN_3XXX },
  868. { .div = 0 }
  869. };
  870. static const struct clksel_rate clkout2_src_sys_rates[] = {
  871. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  872. { .div = 0 }
  873. };
  874. static const struct clksel_rate clkout2_src_96m_rates[] = {
  875. { .div = 1, .val = 2, .flags = RATE_IN_3XXX },
  876. { .div = 0 }
  877. };
  878. static const struct clksel_rate clkout2_src_54m_rates[] = {
  879. { .div = 1, .val = 3, .flags = RATE_IN_3XXX },
  880. { .div = 0 }
  881. };
  882. static const struct clksel clkout2_src_clksel[] = {
  883. { .parent = &core_ck, .rates = clkout2_src_core_rates },
  884. { .parent = &sys_ck, .rates = clkout2_src_sys_rates },
  885. { .parent = &cm_96m_fck, .rates = clkout2_src_96m_rates },
  886. { .parent = &omap_54m_fck, .rates = clkout2_src_54m_rates },
  887. { .parent = NULL }
  888. };
  889. static struct clk clkout2_src_ck = {
  890. .name = "clkout2_src_ck",
  891. .ops = &clkops_omap2_dflt,
  892. .init = &omap2_init_clksel_parent,
  893. .enable_reg = OMAP3430_CM_CLKOUT_CTRL,
  894. .enable_bit = OMAP3430_CLKOUT2_EN_SHIFT,
  895. .clksel_reg = OMAP3430_CM_CLKOUT_CTRL,
  896. .clksel_mask = OMAP3430_CLKOUT2SOURCE_MASK,
  897. .clksel = clkout2_src_clksel,
  898. .clkdm_name = "core_clkdm",
  899. .recalc = &omap2_clksel_recalc,
  900. };
  901. static const struct clksel_rate sys_clkout2_rates[] = {
  902. { .div = 1, .val = 0, .flags = RATE_IN_3XXX },
  903. { .div = 2, .val = 1, .flags = RATE_IN_3XXX },
  904. { .div = 4, .val = 2, .flags = RATE_IN_3XXX },
  905. { .div = 8, .val = 3, .flags = RATE_IN_3XXX },
  906. { .div = 16, .val = 4, .flags = RATE_IN_3XXX },
  907. { .div = 0 },
  908. };
  909. static const struct clksel sys_clkout2_clksel[] = {
  910. { .parent = &clkout2_src_ck, .rates = sys_clkout2_rates },
  911. { .parent = NULL },
  912. };
  913. static struct clk sys_clkout2 = {
  914. .name = "sys_clkout2",
  915. .ops = &clkops_null,
  916. .init = &omap2_init_clksel_parent,
  917. .clksel_reg = OMAP3430_CM_CLKOUT_CTRL,
  918. .clksel_mask = OMAP3430_CLKOUT2_DIV_MASK,
  919. .clksel = sys_clkout2_clksel,
  920. .recalc = &omap2_clksel_recalc,
  921. .round_rate = &omap2_clksel_round_rate,
  922. .set_rate = &omap2_clksel_set_rate
  923. };
  924. /* CM OUTPUT CLOCKS */
  925. static struct clk corex2_fck = {
  926. .name = "corex2_fck",
  927. .ops = &clkops_null,
  928. .parent = &dpll3_m2x2_ck,
  929. .recalc = &followparent_recalc,
  930. };
  931. /* DPLL power domain clock controls */
  932. static const struct clksel_rate div4_rates[] = {
  933. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  934. { .div = 2, .val = 2, .flags = RATE_IN_3XXX },
  935. { .div = 4, .val = 4, .flags = RATE_IN_3XXX },
  936. { .div = 0 }
  937. };
  938. static const struct clksel div4_core_clksel[] = {
  939. { .parent = &core_ck, .rates = div4_rates },
  940. { .parent = NULL }
  941. };
  942. /*
  943. * REVISIT: Are these in DPLL power domain or CM power domain? docs
  944. * may be inconsistent here?
  945. */
  946. static struct clk dpll1_fck = {
  947. .name = "dpll1_fck",
  948. .ops = &clkops_null,
  949. .parent = &core_ck,
  950. .init = &omap2_init_clksel_parent,
  951. .clksel_reg = OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_CLKSEL1_PLL),
  952. .clksel_mask = OMAP3430_MPU_CLK_SRC_MASK,
  953. .clksel = div4_core_clksel,
  954. .recalc = &omap2_clksel_recalc,
  955. };
  956. static struct clk mpu_ck = {
  957. .name = "mpu_ck",
  958. .ops = &clkops_null,
  959. .parent = &dpll1_x2m2_ck,
  960. .clkdm_name = "mpu_clkdm",
  961. .recalc = &followparent_recalc,
  962. };
  963. /* arm_fck is divided by two when DPLL1 locked; otherwise, passthrough mpu_ck */
  964. static const struct clksel_rate arm_fck_rates[] = {
  965. { .div = 1, .val = 0, .flags = RATE_IN_3XXX },
  966. { .div = 2, .val = 1, .flags = RATE_IN_3XXX },
  967. { .div = 0 },
  968. };
  969. static const struct clksel arm_fck_clksel[] = {
  970. { .parent = &mpu_ck, .rates = arm_fck_rates },
  971. { .parent = NULL }
  972. };
  973. static struct clk arm_fck = {
  974. .name = "arm_fck",
  975. .ops = &clkops_null,
  976. .parent = &mpu_ck,
  977. .init = &omap2_init_clksel_parent,
  978. .clksel_reg = OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_IDLEST_PLL),
  979. .clksel_mask = OMAP3430_ST_MPU_CLK_MASK,
  980. .clksel = arm_fck_clksel,
  981. .clkdm_name = "mpu_clkdm",
  982. .recalc = &omap2_clksel_recalc,
  983. };
  984. /* XXX What about neon_clkdm ? */
  985. /*
  986. * REVISIT: This clock is never specifically defined in the 3430 TRM,
  987. * although it is referenced - so this is a guess
  988. */
  989. static struct clk emu_mpu_alwon_ck = {
  990. .name = "emu_mpu_alwon_ck",
  991. .ops = &clkops_null,
  992. .parent = &mpu_ck,
  993. .recalc = &followparent_recalc,
  994. };
  995. static struct clk dpll2_fck = {
  996. .name = "dpll2_fck",
  997. .ops = &clkops_null,
  998. .parent = &core_ck,
  999. .init = &omap2_init_clksel_parent,
  1000. .clksel_reg = OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKSEL1_PLL),
  1001. .clksel_mask = OMAP3430_IVA2_CLK_SRC_MASK,
  1002. .clksel = div4_core_clksel,
  1003. .recalc = &omap2_clksel_recalc,
  1004. };
  1005. static struct clk iva2_ck = {
  1006. .name = "iva2_ck",
  1007. .ops = &clkops_omap2_dflt_wait,
  1008. .parent = &dpll2_m2_ck,
  1009. .enable_reg = OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, CM_FCLKEN),
  1010. .enable_bit = OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_SHIFT,
  1011. .clkdm_name = "iva2_clkdm",
  1012. .recalc = &followparent_recalc,
  1013. };
  1014. /* Common interface clocks */
  1015. static const struct clksel div2_core_clksel[] = {
  1016. { .parent = &core_ck, .rates = div2_rates },
  1017. { .parent = NULL }
  1018. };
  1019. static struct clk l3_ick = {
  1020. .name = "l3_ick",
  1021. .ops = &clkops_null,
  1022. .parent = &core_ck,
  1023. .init = &omap2_init_clksel_parent,
  1024. .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
  1025. .clksel_mask = OMAP3430_CLKSEL_L3_MASK,
  1026. .clksel = div2_core_clksel,
  1027. .clkdm_name = "core_l3_clkdm",
  1028. .recalc = &omap2_clksel_recalc,
  1029. };
  1030. static const struct clksel div2_l3_clksel[] = {
  1031. { .parent = &l3_ick, .rates = div2_rates },
  1032. { .parent = NULL }
  1033. };
  1034. static struct clk l4_ick = {
  1035. .name = "l4_ick",
  1036. .ops = &clkops_null,
  1037. .parent = &l3_ick,
  1038. .init = &omap2_init_clksel_parent,
  1039. .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
  1040. .clksel_mask = OMAP3430_CLKSEL_L4_MASK,
  1041. .clksel = div2_l3_clksel,
  1042. .clkdm_name = "core_l4_clkdm",
  1043. .recalc = &omap2_clksel_recalc,
  1044. };
  1045. static const struct clksel div2_l4_clksel[] = {
  1046. { .parent = &l4_ick, .rates = div2_rates },
  1047. { .parent = NULL }
  1048. };
  1049. static struct clk rm_ick = {
  1050. .name = "rm_ick",
  1051. .ops = &clkops_null,
  1052. .parent = &l4_ick,
  1053. .init = &omap2_init_clksel_parent,
  1054. .clksel_reg = OMAP_CM_REGADDR(WKUP_MOD, CM_CLKSEL),
  1055. .clksel_mask = OMAP3430_CLKSEL_RM_MASK,
  1056. .clksel = div2_l4_clksel,
  1057. .recalc = &omap2_clksel_recalc,
  1058. };
  1059. /* GFX power domain */
  1060. /* GFX clocks are in 3430ES1 only. 3430ES2 and later uses the SGX instead */
  1061. static const struct clksel gfx_l3_clksel[] = {
  1062. { .parent = &l3_ick, .rates = gfx_l3_rates },
  1063. { .parent = NULL }
  1064. };
  1065. /*
  1066. * Virtual parent clock for gfx_l3_ick and gfx_l3_fck
  1067. * This interface clock does not have a CM_AUTOIDLE bit
  1068. */
  1069. static struct clk gfx_l3_ck = {
  1070. .name = "gfx_l3_ck",
  1071. .ops = &clkops_omap2_dflt_wait,
  1072. .parent = &l3_ick,
  1073. .enable_reg = OMAP_CM_REGADDR(GFX_MOD, CM_ICLKEN),
  1074. .enable_bit = OMAP_EN_GFX_SHIFT,
  1075. .recalc = &followparent_recalc,
  1076. };
  1077. static struct clk gfx_l3_fck = {
  1078. .name = "gfx_l3_fck",
  1079. .ops = &clkops_null,
  1080. .parent = &gfx_l3_ck,
  1081. .init = &omap2_init_clksel_parent,
  1082. .clksel_reg = OMAP_CM_REGADDR(GFX_MOD, CM_CLKSEL),
  1083. .clksel_mask = OMAP_CLKSEL_GFX_MASK,
  1084. .clksel = gfx_l3_clksel,
  1085. .clkdm_name = "gfx_3430es1_clkdm",
  1086. .recalc = &omap2_clksel_recalc,
  1087. };
  1088. static struct clk gfx_l3_ick = {
  1089. .name = "gfx_l3_ick",
  1090. .ops = &clkops_null,
  1091. .parent = &gfx_l3_ck,
  1092. .clkdm_name = "gfx_3430es1_clkdm",
  1093. .recalc = &followparent_recalc,
  1094. };
  1095. static struct clk gfx_cg1_ck = {
  1096. .name = "gfx_cg1_ck",
  1097. .ops = &clkops_omap2_dflt_wait,
  1098. .parent = &gfx_l3_fck, /* REVISIT: correct? */
  1099. .enable_reg = OMAP_CM_REGADDR(GFX_MOD, CM_FCLKEN),
  1100. .enable_bit = OMAP3430ES1_EN_2D_SHIFT,
  1101. .clkdm_name = "gfx_3430es1_clkdm",
  1102. .recalc = &followparent_recalc,
  1103. };
  1104. static struct clk gfx_cg2_ck = {
  1105. .name = "gfx_cg2_ck",
  1106. .ops = &clkops_omap2_dflt_wait,
  1107. .parent = &gfx_l3_fck, /* REVISIT: correct? */
  1108. .enable_reg = OMAP_CM_REGADDR(GFX_MOD, CM_FCLKEN),
  1109. .enable_bit = OMAP3430ES1_EN_3D_SHIFT,
  1110. .clkdm_name = "gfx_3430es1_clkdm",
  1111. .recalc = &followparent_recalc,
  1112. };
  1113. /* SGX power domain - 3430ES2 only */
  1114. static const struct clksel_rate sgx_core_rates[] = {
  1115. { .div = 2, .val = 5, .flags = RATE_IN_36XX },
  1116. { .div = 3, .val = 0, .flags = RATE_IN_3XXX },
  1117. { .div = 4, .val = 1, .flags = RATE_IN_3XXX },
  1118. { .div = 6, .val = 2, .flags = RATE_IN_3XXX },
  1119. { .div = 0 },
  1120. };
  1121. static const struct clksel_rate sgx_192m_rates[] = {
  1122. { .div = 1, .val = 4, .flags = RATE_IN_36XX },
  1123. { .div = 0 },
  1124. };
  1125. static const struct clksel_rate sgx_corex2_rates[] = {
  1126. { .div = 3, .val = 6, .flags = RATE_IN_36XX },
  1127. { .div = 5, .val = 7, .flags = RATE_IN_36XX },
  1128. { .div = 0 },
  1129. };
  1130. static const struct clksel_rate sgx_96m_rates[] = {
  1131. { .div = 1, .val = 3, .flags = RATE_IN_3XXX },
  1132. { .div = 0 },
  1133. };
  1134. static const struct clksel sgx_clksel[] = {
  1135. { .parent = &core_ck, .rates = sgx_core_rates },
  1136. { .parent = &cm_96m_fck, .rates = sgx_96m_rates },
  1137. { .parent = &omap_192m_alwon_fck, .rates = sgx_192m_rates },
  1138. { .parent = &corex2_fck, .rates = sgx_corex2_rates },
  1139. { .parent = NULL }
  1140. };
  1141. static struct clk sgx_fck = {
  1142. .name = "sgx_fck",
  1143. .ops = &clkops_omap2_dflt_wait,
  1144. .init = &omap2_init_clksel_parent,
  1145. .enable_reg = OMAP_CM_REGADDR(OMAP3430ES2_SGX_MOD, CM_FCLKEN),
  1146. .enable_bit = OMAP3430ES2_CM_FCLKEN_SGX_EN_SGX_SHIFT,
  1147. .clksel_reg = OMAP_CM_REGADDR(OMAP3430ES2_SGX_MOD, CM_CLKSEL),
  1148. .clksel_mask = OMAP3430ES2_CLKSEL_SGX_MASK,
  1149. .clksel = sgx_clksel,
  1150. .clkdm_name = "sgx_clkdm",
  1151. .recalc = &omap2_clksel_recalc,
  1152. .set_rate = &omap2_clksel_set_rate,
  1153. .round_rate = &omap2_clksel_round_rate
  1154. };
  1155. /* This interface clock does not have a CM_AUTOIDLE bit */
  1156. static struct clk sgx_ick = {
  1157. .name = "sgx_ick",
  1158. .ops = &clkops_omap2_dflt_wait,
  1159. .parent = &l3_ick,
  1160. .enable_reg = OMAP_CM_REGADDR(OMAP3430ES2_SGX_MOD, CM_ICLKEN),
  1161. .enable_bit = OMAP3430ES2_CM_ICLKEN_SGX_EN_SGX_SHIFT,
  1162. .clkdm_name = "sgx_clkdm",
  1163. .recalc = &followparent_recalc,
  1164. };
  1165. /* CORE power domain */
  1166. static struct clk d2d_26m_fck = {
  1167. .name = "d2d_26m_fck",
  1168. .ops = &clkops_omap2_dflt_wait,
  1169. .parent = &sys_ck,
  1170. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1171. .enable_bit = OMAP3430ES1_EN_D2D_SHIFT,
  1172. .clkdm_name = "d2d_clkdm",
  1173. .recalc = &followparent_recalc,
  1174. };
  1175. static struct clk modem_fck = {
  1176. .name = "modem_fck",
  1177. .ops = &clkops_omap2_mdmclk_dflt_wait,
  1178. .parent = &sys_ck,
  1179. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1180. .enable_bit = OMAP3430_EN_MODEM_SHIFT,
  1181. .clkdm_name = "d2d_clkdm",
  1182. .recalc = &followparent_recalc,
  1183. };
  1184. static struct clk sad2d_ick = {
  1185. .name = "sad2d_ick",
  1186. .ops = &clkops_omap2_iclk_dflt_wait,
  1187. .parent = &l3_ick,
  1188. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
  1189. .enable_bit = OMAP3430_EN_SAD2D_SHIFT,
  1190. .clkdm_name = "d2d_clkdm",
  1191. .recalc = &followparent_recalc,
  1192. };
  1193. static struct clk mad2d_ick = {
  1194. .name = "mad2d_ick",
  1195. .ops = &clkops_omap2_iclk_dflt_wait,
  1196. .parent = &l3_ick,
  1197. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN3),
  1198. .enable_bit = OMAP3430_EN_MAD2D_SHIFT,
  1199. .clkdm_name = "d2d_clkdm",
  1200. .recalc = &followparent_recalc,
  1201. };
  1202. static const struct clksel omap343x_gpt_clksel[] = {
  1203. { .parent = &omap_32k_fck, .rates = gpt_32k_rates },
  1204. { .parent = &sys_ck, .rates = gpt_sys_rates },
  1205. { .parent = NULL}
  1206. };
  1207. static struct clk gpt10_fck = {
  1208. .name = "gpt10_fck",
  1209. .ops = &clkops_omap2_dflt_wait,
  1210. .parent = &sys_ck,
  1211. .init = &omap2_init_clksel_parent,
  1212. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1213. .enable_bit = OMAP3430_EN_GPT10_SHIFT,
  1214. .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
  1215. .clksel_mask = OMAP3430_CLKSEL_GPT10_MASK,
  1216. .clksel = omap343x_gpt_clksel,
  1217. .clkdm_name = "core_l4_clkdm",
  1218. .recalc = &omap2_clksel_recalc,
  1219. };
  1220. static struct clk gpt11_fck = {
  1221. .name = "gpt11_fck",
  1222. .ops = &clkops_omap2_dflt_wait,
  1223. .parent = &sys_ck,
  1224. .init = &omap2_init_clksel_parent,
  1225. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1226. .enable_bit = OMAP3430_EN_GPT11_SHIFT,
  1227. .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
  1228. .clksel_mask = OMAP3430_CLKSEL_GPT11_MASK,
  1229. .clksel = omap343x_gpt_clksel,
  1230. .clkdm_name = "core_l4_clkdm",
  1231. .recalc = &omap2_clksel_recalc,
  1232. };
  1233. static struct clk cpefuse_fck = {
  1234. .name = "cpefuse_fck",
  1235. .ops = &clkops_omap2_dflt,
  1236. .parent = &sys_ck,
  1237. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP3430ES2_CM_FCLKEN3),
  1238. .enable_bit = OMAP3430ES2_EN_CPEFUSE_SHIFT,
  1239. .recalc = &followparent_recalc,
  1240. };
  1241. static struct clk ts_fck = {
  1242. .name = "ts_fck",
  1243. .ops = &clkops_omap2_dflt,
  1244. .parent = &omap_32k_fck,
  1245. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP3430ES2_CM_FCLKEN3),
  1246. .enable_bit = OMAP3430ES2_EN_TS_SHIFT,
  1247. .recalc = &followparent_recalc,
  1248. };
  1249. static struct clk usbtll_fck = {
  1250. .name = "usbtll_fck",
  1251. .ops = &clkops_omap2_dflt_wait,
  1252. .parent = &dpll5_m2_ck,
  1253. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP3430ES2_CM_FCLKEN3),
  1254. .enable_bit = OMAP3430ES2_EN_USBTLL_SHIFT,
  1255. .recalc = &followparent_recalc,
  1256. };
  1257. /* CORE 96M FCLK-derived clocks */
  1258. static struct clk core_96m_fck = {
  1259. .name = "core_96m_fck",
  1260. .ops = &clkops_null,
  1261. .parent = &omap_96m_fck,
  1262. .clkdm_name = "core_l4_clkdm",
  1263. .recalc = &followparent_recalc,
  1264. };
  1265. static struct clk mmchs3_fck = {
  1266. .name = "mmchs3_fck",
  1267. .ops = &clkops_omap2_dflt_wait,
  1268. .parent = &core_96m_fck,
  1269. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1270. .enable_bit = OMAP3430ES2_EN_MMC3_SHIFT,
  1271. .clkdm_name = "core_l4_clkdm",
  1272. .recalc = &followparent_recalc,
  1273. };
  1274. static struct clk mmchs2_fck = {
  1275. .name = "mmchs2_fck",
  1276. .ops = &clkops_omap2_dflt_wait,
  1277. .parent = &core_96m_fck,
  1278. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1279. .enable_bit = OMAP3430_EN_MMC2_SHIFT,
  1280. .clkdm_name = "core_l4_clkdm",
  1281. .recalc = &followparent_recalc,
  1282. };
  1283. static struct clk mspro_fck = {
  1284. .name = "mspro_fck",
  1285. .ops = &clkops_omap2_dflt_wait,
  1286. .parent = &core_96m_fck,
  1287. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1288. .enable_bit = OMAP3430_EN_MSPRO_SHIFT,
  1289. .clkdm_name = "core_l4_clkdm",
  1290. .recalc = &followparent_recalc,
  1291. };
  1292. static struct clk mmchs1_fck = {
  1293. .name = "mmchs1_fck",
  1294. .ops = &clkops_omap2_dflt_wait,
  1295. .parent = &core_96m_fck,
  1296. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1297. .enable_bit = OMAP3430_EN_MMC1_SHIFT,
  1298. .clkdm_name = "core_l4_clkdm",
  1299. .recalc = &followparent_recalc,
  1300. };
  1301. static struct clk i2c3_fck = {
  1302. .name = "i2c3_fck",
  1303. .ops = &clkops_omap2_dflt_wait,
  1304. .parent = &core_96m_fck,
  1305. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1306. .enable_bit = OMAP3430_EN_I2C3_SHIFT,
  1307. .clkdm_name = "core_l4_clkdm",
  1308. .recalc = &followparent_recalc,
  1309. };
  1310. static struct clk i2c2_fck = {
  1311. .name = "i2c2_fck",
  1312. .ops = &clkops_omap2_dflt_wait,
  1313. .parent = &core_96m_fck,
  1314. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1315. .enable_bit = OMAP3430_EN_I2C2_SHIFT,
  1316. .clkdm_name = "core_l4_clkdm",
  1317. .recalc = &followparent_recalc,
  1318. };
  1319. static struct clk i2c1_fck = {
  1320. .name = "i2c1_fck",
  1321. .ops = &clkops_omap2_dflt_wait,
  1322. .parent = &core_96m_fck,
  1323. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1324. .enable_bit = OMAP3430_EN_I2C1_SHIFT,
  1325. .clkdm_name = "core_l4_clkdm",
  1326. .recalc = &followparent_recalc,
  1327. };
  1328. /*
  1329. * MCBSP 1 & 5 get their 96MHz clock from core_96m_fck;
  1330. * MCBSP 2, 3, 4 get their 96MHz clock from per_96m_fck.
  1331. */
  1332. static const struct clksel_rate common_mcbsp_96m_rates[] = {
  1333. { .div = 1, .val = 0, .flags = RATE_IN_3XXX },
  1334. { .div = 0 }
  1335. };
  1336. static const struct clksel_rate common_mcbsp_mcbsp_rates[] = {
  1337. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  1338. { .div = 0 }
  1339. };
  1340. static const struct clksel mcbsp_15_clksel[] = {
  1341. { .parent = &core_96m_fck, .rates = common_mcbsp_96m_rates },
  1342. { .parent = &mcbsp_clks, .rates = common_mcbsp_mcbsp_rates },
  1343. { .parent = NULL }
  1344. };
  1345. static struct clk mcbsp5_fck = {
  1346. .name = "mcbsp5_fck",
  1347. .ops = &clkops_omap2_dflt_wait,
  1348. .init = &omap2_init_clksel_parent,
  1349. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1350. .enable_bit = OMAP3430_EN_MCBSP5_SHIFT,
  1351. .clksel_reg = OMAP343X_CTRL_REGADDR(OMAP343X_CONTROL_DEVCONF1),
  1352. .clksel_mask = OMAP2_MCBSP5_CLKS_MASK,
  1353. .clksel = mcbsp_15_clksel,
  1354. .clkdm_name = "core_l4_clkdm",
  1355. .recalc = &omap2_clksel_recalc,
  1356. };
  1357. static struct clk mcbsp1_fck = {
  1358. .name = "mcbsp1_fck",
  1359. .ops = &clkops_omap2_dflt_wait,
  1360. .init = &omap2_init_clksel_parent,
  1361. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1362. .enable_bit = OMAP3430_EN_MCBSP1_SHIFT,
  1363. .clksel_reg = OMAP343X_CTRL_REGADDR(OMAP2_CONTROL_DEVCONF0),
  1364. .clksel_mask = OMAP2_MCBSP1_CLKS_MASK,
  1365. .clksel = mcbsp_15_clksel,
  1366. .clkdm_name = "core_l4_clkdm",
  1367. .recalc = &omap2_clksel_recalc,
  1368. };
  1369. /* CORE_48M_FCK-derived clocks */
  1370. static struct clk core_48m_fck = {
  1371. .name = "core_48m_fck",
  1372. .ops = &clkops_null,
  1373. .parent = &omap_48m_fck,
  1374. .clkdm_name = "core_l4_clkdm",
  1375. .recalc = &followparent_recalc,
  1376. };
  1377. static struct clk mcspi4_fck = {
  1378. .name = "mcspi4_fck",
  1379. .ops = &clkops_omap2_dflt_wait,
  1380. .parent = &core_48m_fck,
  1381. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1382. .enable_bit = OMAP3430_EN_MCSPI4_SHIFT,
  1383. .recalc = &followparent_recalc,
  1384. .clkdm_name = "core_l4_clkdm",
  1385. };
  1386. static struct clk mcspi3_fck = {
  1387. .name = "mcspi3_fck",
  1388. .ops = &clkops_omap2_dflt_wait,
  1389. .parent = &core_48m_fck,
  1390. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1391. .enable_bit = OMAP3430_EN_MCSPI3_SHIFT,
  1392. .recalc = &followparent_recalc,
  1393. .clkdm_name = "core_l4_clkdm",
  1394. };
  1395. static struct clk mcspi2_fck = {
  1396. .name = "mcspi2_fck",
  1397. .ops = &clkops_omap2_dflt_wait,
  1398. .parent = &core_48m_fck,
  1399. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1400. .enable_bit = OMAP3430_EN_MCSPI2_SHIFT,
  1401. .recalc = &followparent_recalc,
  1402. .clkdm_name = "core_l4_clkdm",
  1403. };
  1404. static struct clk mcspi1_fck = {
  1405. .name = "mcspi1_fck",
  1406. .ops = &clkops_omap2_dflt_wait,
  1407. .parent = &core_48m_fck,
  1408. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1409. .enable_bit = OMAP3430_EN_MCSPI1_SHIFT,
  1410. .recalc = &followparent_recalc,
  1411. .clkdm_name = "core_l4_clkdm",
  1412. };
  1413. static struct clk uart2_fck = {
  1414. .name = "uart2_fck",
  1415. .ops = &clkops_omap2_dflt_wait,
  1416. .parent = &core_48m_fck,
  1417. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1418. .enable_bit = OMAP3430_EN_UART2_SHIFT,
  1419. .clkdm_name = "core_l4_clkdm",
  1420. .recalc = &followparent_recalc,
  1421. };
  1422. static struct clk uart1_fck = {
  1423. .name = "uart1_fck",
  1424. .ops = &clkops_omap2_dflt_wait,
  1425. .parent = &core_48m_fck,
  1426. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1427. .enable_bit = OMAP3430_EN_UART1_SHIFT,
  1428. .clkdm_name = "core_l4_clkdm",
  1429. .recalc = &followparent_recalc,
  1430. };
  1431. static struct clk fshostusb_fck = {
  1432. .name = "fshostusb_fck",
  1433. .ops = &clkops_omap2_dflt_wait,
  1434. .parent = &core_48m_fck,
  1435. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1436. .enable_bit = OMAP3430ES1_EN_FSHOSTUSB_SHIFT,
  1437. .recalc = &followparent_recalc,
  1438. };
  1439. /* CORE_12M_FCK based clocks */
  1440. static struct clk core_12m_fck = {
  1441. .name = "core_12m_fck",
  1442. .ops = &clkops_null,
  1443. .parent = &omap_12m_fck,
  1444. .clkdm_name = "core_l4_clkdm",
  1445. .recalc = &followparent_recalc,
  1446. };
  1447. static struct clk hdq_fck = {
  1448. .name = "hdq_fck",
  1449. .ops = &clkops_omap2_dflt_wait,
  1450. .parent = &core_12m_fck,
  1451. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1452. .enable_bit = OMAP3430_EN_HDQ_SHIFT,
  1453. .recalc = &followparent_recalc,
  1454. };
  1455. /* DPLL3-derived clock */
  1456. static const struct clksel_rate ssi_ssr_corex2_rates[] = {
  1457. { .div = 1, .val = 1, .flags = RATE_IN_3XXX },
  1458. { .div = 2, .val = 2, .flags = RATE_IN_3XXX },
  1459. { .div = 3, .val = 3, .flags = RATE_IN_3XXX },
  1460. { .div = 4, .val = 4, .flags = RATE_IN_3XXX },
  1461. { .div = 6, .val = 6, .flags = RATE_IN_3XXX },
  1462. { .div = 8, .val = 8, .flags = RATE_IN_3XXX },
  1463. { .div = 0 }
  1464. };
  1465. static const struct clksel ssi_ssr_clksel[] = {
  1466. { .parent = &corex2_fck, .rates = ssi_ssr_corex2_rates },
  1467. { .parent = NULL }
  1468. };
  1469. static struct clk ssi_ssr_fck_3430es1 = {
  1470. .name = "ssi_ssr_fck",
  1471. .ops = &clkops_omap2_dflt,
  1472. .init = &omap2_init_clksel_parent,
  1473. .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
  1474. .enable_bit = OMAP3430_EN_SSI_SHIFT,
  1475. .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
  1476. .clksel_mask = OMAP3430_CLKSEL_SSI_MASK,
  1477. .clksel = ssi_ssr_clksel,
  1478. .clkdm_name = "core_l4_clkdm",
  1479. .recalc = &omap2_clksel_recalc,
  1480. };
  1481. static struct clk ssi_ssr_fck_3430es2 = {
  1482. .name = "ssi_ssr_fck",
  1483. .ops