PageRenderTime 20ms CodeModel.GetById 14ms app.highlight 2ms RepoModel.GetById 1ms app.codeStats 0ms

/arch/powerpc/boot/dts/p1021rdb.dts

https://github.com/aicjofs/android_kernel_lge_v500_20d
Device Tree | 96 lines | 51 code | 11 blank | 34 comment | 0 complexity | a698487aaec5419fa9a2b551323becfb MD5 | raw file
 1/*
 2 * P1021 RDB Device Tree Source
 3 *
 4 * Copyright 2011 Freescale Semiconductor Inc.
 5 *
 6 * Redistribution and use in source and binary forms, with or without
 7 * modification, are permitted provided that the following conditions are met:
 8 *     * Redistributions of source code must retain the above copyright
 9 *       notice, this list of conditions and the following disclaimer.
10 *     * Redistributions in binary form must reproduce the above copyright
11 *       notice, this list of conditions and the following disclaimer in the
12 *       documentation and/or other materials provided with the distribution.
13 *     * Neither the name of Freescale Semiconductor nor the
14 *       names of its contributors may be used to endorse or promote products
15 *       derived from this software without specific prior written permission.
16 *
17 *
18 * ALTERNATIVELY, this software may be distributed under the terms of the
19 * GNU General Public License ("GPL") as published by the Free Software
20 * Foundation, either version 2 of that License or (at your option) any
21 * later version.
22 *
23 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor "AS IS" AND ANY
24 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
25 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
26 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
27 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
28 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
29 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
30 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
31 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
32 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 */
34
35/include/ "fsl/p1021si-pre.dtsi"
36/ {
37	model = "fsl,P1021RDB";
38	compatible = "fsl,P1021RDB-PC";
39
40	memory {
41		device_type = "memory";
42	};
43
44	lbc: localbus@ffe05000 {
45		reg = <0 0xffe05000 0 0x1000>;
46
47		/* NOR, NAND Flashes and Vitesse 5 port L2 switch */
48		ranges = <0x0 0x0 0x0 0xef000000 0x01000000
49			  0x1 0x0 0x0 0xff800000 0x00040000
50			  0x2 0x0 0x0 0xffb00000 0x00020000>;
51	};
52
53	soc: soc@ffe00000 {
54		ranges = <0x0 0x0 0xffe00000 0x100000>;
55	};
56
57	pci0: pcie@ffe09000 {
58		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
59			  0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
60		reg = <0 0xffe09000 0 0x1000>;
61		pcie@0 {
62			ranges = <0x2000000 0x0 0xa0000000
63				  0x2000000 0x0 0xa0000000
64				  0x0 0x20000000
65
66				  0x1000000 0x0 0x0
67				  0x1000000 0x0 0x0
68				  0x0 0x100000>;
69		};
70	};
71
72	pci1: pcie@ffe0a000 {
73		reg = <0 0xffe0a000 0 0x1000>;
74		ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
75			  0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
76		pcie@0 {
77			ranges = <0x2000000 0x0 0x80000000
78				  0x2000000 0x0 0x80000000
79				  0x0 0x20000000
80
81				  0x1000000 0x0 0x0
82				  0x1000000 0x0 0x0
83				  0x0 0x100000>;
84		};
85	};
86
87	qe: qe@ffe80000 {
88                ranges = <0x0 0x0 0xffe80000 0x40000>;
89                reg = <0 0xffe80000 0 0x480>;
90                brg-frequency = <0>;
91                bus-frequency = <0>;
92        };
93};
94
95/include/ "p1021rdb.dtsi"
96/include/ "fsl/p1021si-post.dtsi"