PageRenderTime 22ms CodeModel.GetById 14ms app.highlight 5ms RepoModel.GetById 1ms app.codeStats 0ms

/vendor/gc/libatomic_ops-1.2/src/atomic_ops/sysdeps/gcc/alpha.h

http://github.com/feyeleanor/RubyGoLightly
C++ Header | 68 lines | 35 code | 13 blank | 20 comment | 0 complexity | 183e2ab0a58216fe8eef14572ced67ca MD5 | raw file
 1/* 
 2 * Copyright (c) 1991-1994 by Xerox Corporation.  All rights reserved.
 3 * Copyright (c) 1996-1999 by Silicon Graphics.  All rights reserved.
 4 * Copyright (c) 1999-2003 by Hewlett-Packard Company. All rights reserved.
 5 *
 6 *
 7 * THIS MATERIAL IS PROVIDED AS IS, WITH ABSOLUTELY NO WARRANTY EXPRESSED
 8 * OR IMPLIED.  ANY USE IS AT YOUR OWN RISK.
 9 *
10 * Permission is hereby granted to use or copy this program
11 * for any purpose,  provided the above notices are retained on all copies.
12 * Permission to modify the code and to distribute modified code is granted,
13 * provided the above notices are retained, and a notice that the code was
14 * modified is included with the above copyright notice.
15 *
16 */
17
18#include "../atomic_load_store.h"
19
20#include "../test_and_set_t_is_ao_t.h"
21
22#define AO_NO_DD_ORDERING
23	/* Data dependence does not imply read ordering.	*/
24
25AO_INLINE void
26AO_nop_full()
27{
28  __asm__ __volatile__("mb" : : : "memory");
29}
30
31#define AO_HAVE_nop_full
32
33AO_INLINE void
34AO_nop_write()
35{
36  __asm__ __volatile__("wmb" : : : "memory");
37}
38
39#define AO_HAVE_nop_write
40
41/* mb should be used for AO_nop_read().  That's the default.	*/
42
43/* We believe that ldq_l ... stq_c does not imply any memory barrier. 	*/
44/* We should add an explicit fetch_and_add definition.			*/
45AO_INLINE int
46AO_compare_and_swap(volatile AO_t *addr,
47		    AO_t old, AO_t new_val) 
48{
49  unsigned long was_equal;
50  unsigned long temp;
51
52  __asm__ __volatile__(
53                     "1:     ldq_l %0,%1\n"
54                     "       cmpeq %0,%4,%2\n"
55		     "	     mov %3,%0\n"
56                     "       beq %2,2f\n"
57                     "       stq_c %0,%1\n"
58                     "       beq %0,1b\n"
59                     "2:\n"
60                     :"=&r" (temp), "=m" (*addr), "=&r" (was_equal)
61                     : "r" (new_val), "Ir" (old)
62		     :"memory");
63  return was_equal;
64}
65
66#define AO_HAVE_compare_and_swap
67
68