/drivers/tty/mxser.c

http://github.com/mirrors/linux · C · 2811 lines · 2224 code · 393 blank · 194 comment · 457 complexity · e5abd45582c8e37a188940e2f739c024 MD5 · raw file

Large files are truncated click here to view the full file

  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * mxser.c -- MOXA Smartio/Industio family multiport serial driver.
  4. *
  5. * Copyright (C) 1999-2006 Moxa Technologies (support@moxa.com).
  6. * Copyright (C) 2006-2008 Jiri Slaby <jirislaby@gmail.com>
  7. *
  8. * This code is loosely based on the 1.8 moxa driver which is based on
  9. * Linux serial driver, written by Linus Torvalds, Theodore T'so and
  10. * others.
  11. *
  12. * Fed through a cleanup, indent and remove of non 2.6 code by Alan Cox
  13. * <alan@lxorguk.ukuu.org.uk>. The original 1.8 code is available on
  14. * www.moxa.com.
  15. * - Fixed x86_64 cleanness
  16. */
  17. #include <linux/module.h>
  18. #include <linux/errno.h>
  19. #include <linux/signal.h>
  20. #include <linux/sched.h>
  21. #include <linux/timer.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/tty.h>
  24. #include <linux/tty_flip.h>
  25. #include <linux/serial.h>
  26. #include <linux/serial_reg.h>
  27. #include <linux/major.h>
  28. #include <linux/string.h>
  29. #include <linux/fcntl.h>
  30. #include <linux/ptrace.h>
  31. #include <linux/ioport.h>
  32. #include <linux/mm.h>
  33. #include <linux/delay.h>
  34. #include <linux/pci.h>
  35. #include <linux/bitops.h>
  36. #include <linux/slab.h>
  37. #include <linux/ratelimit.h>
  38. #include <asm/io.h>
  39. #include <asm/irq.h>
  40. #include <linux/uaccess.h>
  41. #include "mxser.h"
  42. #define MXSER_VERSION "2.0.5" /* 1.14 */
  43. #define MXSERMAJOR 174
  44. #define MXSER_BOARDS 4 /* Max. boards */
  45. #define MXSER_PORTS_PER_BOARD 8 /* Max. ports per board */
  46. #define MXSER_PORTS (MXSER_BOARDS * MXSER_PORTS_PER_BOARD)
  47. #define MXSER_ISR_PASS_LIMIT 100
  48. /*CheckIsMoxaMust return value*/
  49. #define MOXA_OTHER_UART 0x00
  50. #define MOXA_MUST_MU150_HWID 0x01
  51. #define MOXA_MUST_MU860_HWID 0x02
  52. #define WAKEUP_CHARS 256
  53. #define UART_MCR_AFE 0x20
  54. #define UART_LSR_SPECIAL 0x1E
  55. #define PCI_DEVICE_ID_POS104UL 0x1044
  56. #define PCI_DEVICE_ID_CB108 0x1080
  57. #define PCI_DEVICE_ID_CP102UF 0x1023
  58. #define PCI_DEVICE_ID_CP112UL 0x1120
  59. #define PCI_DEVICE_ID_CB114 0x1142
  60. #define PCI_DEVICE_ID_CP114UL 0x1143
  61. #define PCI_DEVICE_ID_CB134I 0x1341
  62. #define PCI_DEVICE_ID_CP138U 0x1380
  63. #define C168_ASIC_ID 1
  64. #define C104_ASIC_ID 2
  65. #define C102_ASIC_ID 0xB
  66. #define CI132_ASIC_ID 4
  67. #define CI134_ASIC_ID 3
  68. #define CI104J_ASIC_ID 5
  69. #define MXSER_HIGHBAUD 1
  70. #define MXSER_HAS2 2
  71. /* This is only for PCI */
  72. static const struct {
  73. int type;
  74. int tx_fifo;
  75. int rx_fifo;
  76. int xmit_fifo_size;
  77. int rx_high_water;
  78. int rx_trigger;
  79. int rx_low_water;
  80. long max_baud;
  81. } Gpci_uart_info[] = {
  82. {MOXA_OTHER_UART, 16, 16, 16, 14, 14, 1, 921600L},
  83. {MOXA_MUST_MU150_HWID, 64, 64, 64, 48, 48, 16, 230400L},
  84. {MOXA_MUST_MU860_HWID, 128, 128, 128, 96, 96, 32, 921600L}
  85. };
  86. #define UART_INFO_NUM ARRAY_SIZE(Gpci_uart_info)
  87. struct mxser_cardinfo {
  88. char *name;
  89. unsigned int nports;
  90. unsigned int flags;
  91. };
  92. static const struct mxser_cardinfo mxser_cards[] = {
  93. /* 0*/ { "C168 series", 8, },
  94. { "C104 series", 4, },
  95. { "CI-104J series", 4, },
  96. { "C168H/PCI series", 8, },
  97. { "C104H/PCI series", 4, },
  98. /* 5*/ { "C102 series", 4, MXSER_HAS2 }, /* C102-ISA */
  99. { "CI-132 series", 4, MXSER_HAS2 },
  100. { "CI-134 series", 4, },
  101. { "CP-132 series", 2, },
  102. { "CP-114 series", 4, },
  103. /*10*/ { "CT-114 series", 4, },
  104. { "CP-102 series", 2, MXSER_HIGHBAUD },
  105. { "CP-104U series", 4, },
  106. { "CP-168U series", 8, },
  107. { "CP-132U series", 2, },
  108. /*15*/ { "CP-134U series", 4, },
  109. { "CP-104JU series", 4, },
  110. { "Moxa UC7000 Serial", 8, }, /* RC7000 */
  111. { "CP-118U series", 8, },
  112. { "CP-102UL series", 2, },
  113. /*20*/ { "CP-102U series", 2, },
  114. { "CP-118EL series", 8, },
  115. { "CP-168EL series", 8, },
  116. { "CP-104EL series", 4, },
  117. { "CB-108 series", 8, },
  118. /*25*/ { "CB-114 series", 4, },
  119. { "CB-134I series", 4, },
  120. { "CP-138U series", 8, },
  121. { "POS-104UL series", 4, },
  122. { "CP-114UL series", 4, },
  123. /*30*/ { "CP-102UF series", 2, },
  124. { "CP-112UL series", 2, },
  125. };
  126. /* driver_data correspond to the lines in the structure above
  127. see also ISA probe function before you change something */
  128. static const struct pci_device_id mxser_pcibrds[] = {
  129. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_C168), .driver_data = 3 },
  130. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_C104), .driver_data = 4 },
  131. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP132), .driver_data = 8 },
  132. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP114), .driver_data = 9 },
  133. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CT114), .driver_data = 10 },
  134. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP102), .driver_data = 11 },
  135. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP104U), .driver_data = 12 },
  136. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP168U), .driver_data = 13 },
  137. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP132U), .driver_data = 14 },
  138. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP134U), .driver_data = 15 },
  139. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP104JU),.driver_data = 16 },
  140. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_RC7000), .driver_data = 17 },
  141. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP118U), .driver_data = 18 },
  142. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP102UL),.driver_data = 19 },
  143. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP102U), .driver_data = 20 },
  144. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP118EL),.driver_data = 21 },
  145. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP168EL),.driver_data = 22 },
  146. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP104EL),.driver_data = 23 },
  147. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CB108), .driver_data = 24 },
  148. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CB114), .driver_data = 25 },
  149. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CB134I), .driver_data = 26 },
  150. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP138U), .driver_data = 27 },
  151. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_POS104UL), .driver_data = 28 },
  152. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP114UL), .driver_data = 29 },
  153. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP102UF), .driver_data = 30 },
  154. { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP112UL), .driver_data = 31 },
  155. { }
  156. };
  157. MODULE_DEVICE_TABLE(pci, mxser_pcibrds);
  158. static unsigned long ioaddr[MXSER_BOARDS];
  159. static int ttymajor = MXSERMAJOR;
  160. /* Variables for insmod */
  161. MODULE_AUTHOR("Casper Yang");
  162. MODULE_DESCRIPTION("MOXA Smartio/Industio Family Multiport Board Device Driver");
  163. module_param_hw_array(ioaddr, ulong, ioport, NULL, 0);
  164. MODULE_PARM_DESC(ioaddr, "ISA io addresses to look for a moxa board");
  165. module_param(ttymajor, int, 0);
  166. MODULE_LICENSE("GPL");
  167. struct mxser_log {
  168. int tick;
  169. unsigned long rxcnt[MXSER_PORTS];
  170. unsigned long txcnt[MXSER_PORTS];
  171. };
  172. struct mxser_mon {
  173. unsigned long rxcnt;
  174. unsigned long txcnt;
  175. unsigned long up_rxcnt;
  176. unsigned long up_txcnt;
  177. int modem_status;
  178. unsigned char hold_reason;
  179. };
  180. struct mxser_mon_ext {
  181. unsigned long rx_cnt[32];
  182. unsigned long tx_cnt[32];
  183. unsigned long up_rxcnt[32];
  184. unsigned long up_txcnt[32];
  185. int modem_status[32];
  186. long baudrate[32];
  187. int databits[32];
  188. int stopbits[32];
  189. int parity[32];
  190. int flowctrl[32];
  191. int fifo[32];
  192. int iftype[32];
  193. };
  194. struct mxser_board;
  195. struct mxser_port {
  196. struct tty_port port;
  197. struct mxser_board *board;
  198. unsigned long ioaddr;
  199. unsigned long opmode_ioaddr;
  200. int max_baud;
  201. int rx_high_water;
  202. int rx_trigger; /* Rx fifo trigger level */
  203. int rx_low_water;
  204. int baud_base; /* max. speed */
  205. int type; /* UART type */
  206. int x_char; /* xon/xoff character */
  207. int IER; /* Interrupt Enable Register */
  208. int MCR; /* Modem control register */
  209. unsigned char stop_rx;
  210. unsigned char ldisc_stop_rx;
  211. int custom_divisor;
  212. unsigned char err_shadow;
  213. struct async_icount icount; /* kernel counters for 4 input interrupts */
  214. unsigned int timeout;
  215. int read_status_mask;
  216. int ignore_status_mask;
  217. unsigned int xmit_fifo_size;
  218. int xmit_head;
  219. int xmit_tail;
  220. int xmit_cnt;
  221. int closing;
  222. struct ktermios normal_termios;
  223. struct mxser_mon mon_data;
  224. spinlock_t slock;
  225. };
  226. struct mxser_board {
  227. unsigned int idx;
  228. int irq;
  229. const struct mxser_cardinfo *info;
  230. unsigned long vector;
  231. unsigned long vector_mask;
  232. int chip_flag;
  233. int uart_type;
  234. struct mxser_port ports[MXSER_PORTS_PER_BOARD];
  235. };
  236. struct mxser_mstatus {
  237. tcflag_t cflag;
  238. int cts;
  239. int dsr;
  240. int ri;
  241. int dcd;
  242. };
  243. static struct mxser_board mxser_boards[MXSER_BOARDS];
  244. static struct tty_driver *mxvar_sdriver;
  245. static struct mxser_log mxvar_log;
  246. static int mxser_set_baud_method[MXSER_PORTS + 1];
  247. static void mxser_enable_must_enchance_mode(unsigned long baseio)
  248. {
  249. u8 oldlcr;
  250. u8 efr;
  251. oldlcr = inb(baseio + UART_LCR);
  252. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  253. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  254. efr |= MOXA_MUST_EFR_EFRB_ENABLE;
  255. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  256. outb(oldlcr, baseio + UART_LCR);
  257. }
  258. #ifdef CONFIG_PCI
  259. static void mxser_disable_must_enchance_mode(unsigned long baseio)
  260. {
  261. u8 oldlcr;
  262. u8 efr;
  263. oldlcr = inb(baseio + UART_LCR);
  264. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  265. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  266. efr &= ~MOXA_MUST_EFR_EFRB_ENABLE;
  267. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  268. outb(oldlcr, baseio + UART_LCR);
  269. }
  270. #endif
  271. static void mxser_set_must_xon1_value(unsigned long baseio, u8 value)
  272. {
  273. u8 oldlcr;
  274. u8 efr;
  275. oldlcr = inb(baseio + UART_LCR);
  276. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  277. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  278. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  279. efr |= MOXA_MUST_EFR_BANK0;
  280. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  281. outb(value, baseio + MOXA_MUST_XON1_REGISTER);
  282. outb(oldlcr, baseio + UART_LCR);
  283. }
  284. static void mxser_set_must_xoff1_value(unsigned long baseio, u8 value)
  285. {
  286. u8 oldlcr;
  287. u8 efr;
  288. oldlcr = inb(baseio + UART_LCR);
  289. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  290. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  291. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  292. efr |= MOXA_MUST_EFR_BANK0;
  293. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  294. outb(value, baseio + MOXA_MUST_XOFF1_REGISTER);
  295. outb(oldlcr, baseio + UART_LCR);
  296. }
  297. static void mxser_set_must_fifo_value(struct mxser_port *info)
  298. {
  299. u8 oldlcr;
  300. u8 efr;
  301. oldlcr = inb(info->ioaddr + UART_LCR);
  302. outb(MOXA_MUST_ENTER_ENCHANCE, info->ioaddr + UART_LCR);
  303. efr = inb(info->ioaddr + MOXA_MUST_EFR_REGISTER);
  304. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  305. efr |= MOXA_MUST_EFR_BANK1;
  306. outb(efr, info->ioaddr + MOXA_MUST_EFR_REGISTER);
  307. outb((u8)info->rx_high_water, info->ioaddr + MOXA_MUST_RBRTH_REGISTER);
  308. outb((u8)info->rx_trigger, info->ioaddr + MOXA_MUST_RBRTI_REGISTER);
  309. outb((u8)info->rx_low_water, info->ioaddr + MOXA_MUST_RBRTL_REGISTER);
  310. outb(oldlcr, info->ioaddr + UART_LCR);
  311. }
  312. static void mxser_set_must_enum_value(unsigned long baseio, u8 value)
  313. {
  314. u8 oldlcr;
  315. u8 efr;
  316. oldlcr = inb(baseio + UART_LCR);
  317. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  318. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  319. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  320. efr |= MOXA_MUST_EFR_BANK2;
  321. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  322. outb(value, baseio + MOXA_MUST_ENUM_REGISTER);
  323. outb(oldlcr, baseio + UART_LCR);
  324. }
  325. #ifdef CONFIG_PCI
  326. static void mxser_get_must_hardware_id(unsigned long baseio, u8 *pId)
  327. {
  328. u8 oldlcr;
  329. u8 efr;
  330. oldlcr = inb(baseio + UART_LCR);
  331. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  332. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  333. efr &= ~MOXA_MUST_EFR_BANK_MASK;
  334. efr |= MOXA_MUST_EFR_BANK2;
  335. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  336. *pId = inb(baseio + MOXA_MUST_HWID_REGISTER);
  337. outb(oldlcr, baseio + UART_LCR);
  338. }
  339. #endif
  340. static void SET_MOXA_MUST_NO_SOFTWARE_FLOW_CONTROL(unsigned long baseio)
  341. {
  342. u8 oldlcr;
  343. u8 efr;
  344. oldlcr = inb(baseio + UART_LCR);
  345. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  346. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  347. efr &= ~MOXA_MUST_EFR_SF_MASK;
  348. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  349. outb(oldlcr, baseio + UART_LCR);
  350. }
  351. static void mxser_enable_must_tx_software_flow_control(unsigned long baseio)
  352. {
  353. u8 oldlcr;
  354. u8 efr;
  355. oldlcr = inb(baseio + UART_LCR);
  356. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  357. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  358. efr &= ~MOXA_MUST_EFR_SF_TX_MASK;
  359. efr |= MOXA_MUST_EFR_SF_TX1;
  360. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  361. outb(oldlcr, baseio + UART_LCR);
  362. }
  363. static void mxser_disable_must_tx_software_flow_control(unsigned long baseio)
  364. {
  365. u8 oldlcr;
  366. u8 efr;
  367. oldlcr = inb(baseio + UART_LCR);
  368. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  369. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  370. efr &= ~MOXA_MUST_EFR_SF_TX_MASK;
  371. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  372. outb(oldlcr, baseio + UART_LCR);
  373. }
  374. static void mxser_enable_must_rx_software_flow_control(unsigned long baseio)
  375. {
  376. u8 oldlcr;
  377. u8 efr;
  378. oldlcr = inb(baseio + UART_LCR);
  379. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  380. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  381. efr &= ~MOXA_MUST_EFR_SF_RX_MASK;
  382. efr |= MOXA_MUST_EFR_SF_RX1;
  383. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  384. outb(oldlcr, baseio + UART_LCR);
  385. }
  386. static void mxser_disable_must_rx_software_flow_control(unsigned long baseio)
  387. {
  388. u8 oldlcr;
  389. u8 efr;
  390. oldlcr = inb(baseio + UART_LCR);
  391. outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
  392. efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
  393. efr &= ~MOXA_MUST_EFR_SF_RX_MASK;
  394. outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
  395. outb(oldlcr, baseio + UART_LCR);
  396. }
  397. #ifdef CONFIG_PCI
  398. static int CheckIsMoxaMust(unsigned long io)
  399. {
  400. u8 oldmcr, hwid;
  401. int i;
  402. outb(0, io + UART_LCR);
  403. mxser_disable_must_enchance_mode(io);
  404. oldmcr = inb(io + UART_MCR);
  405. outb(0, io + UART_MCR);
  406. mxser_set_must_xon1_value(io, 0x11);
  407. if ((hwid = inb(io + UART_MCR)) != 0) {
  408. outb(oldmcr, io + UART_MCR);
  409. return MOXA_OTHER_UART;
  410. }
  411. mxser_get_must_hardware_id(io, &hwid);
  412. for (i = 1; i < UART_INFO_NUM; i++) { /* 0 = OTHER_UART */
  413. if (hwid == Gpci_uart_info[i].type)
  414. return (int)hwid;
  415. }
  416. return MOXA_OTHER_UART;
  417. }
  418. #endif
  419. static void process_txrx_fifo(struct mxser_port *info)
  420. {
  421. int i;
  422. if ((info->type == PORT_16450) || (info->type == PORT_8250)) {
  423. info->rx_trigger = 1;
  424. info->rx_high_water = 1;
  425. info->rx_low_water = 1;
  426. info->xmit_fifo_size = 1;
  427. } else
  428. for (i = 0; i < UART_INFO_NUM; i++)
  429. if (info->board->chip_flag == Gpci_uart_info[i].type) {
  430. info->rx_trigger = Gpci_uart_info[i].rx_trigger;
  431. info->rx_low_water = Gpci_uart_info[i].rx_low_water;
  432. info->rx_high_water = Gpci_uart_info[i].rx_high_water;
  433. info->xmit_fifo_size = Gpci_uart_info[i].xmit_fifo_size;
  434. break;
  435. }
  436. }
  437. static unsigned char mxser_get_msr(int baseaddr, int mode, int port)
  438. {
  439. static unsigned char mxser_msr[MXSER_PORTS + 1];
  440. unsigned char status = 0;
  441. status = inb(baseaddr + UART_MSR);
  442. mxser_msr[port] &= 0x0F;
  443. mxser_msr[port] |= status;
  444. status = mxser_msr[port];
  445. if (mode)
  446. mxser_msr[port] = 0;
  447. return status;
  448. }
  449. static int mxser_carrier_raised(struct tty_port *port)
  450. {
  451. struct mxser_port *mp = container_of(port, struct mxser_port, port);
  452. return (inb(mp->ioaddr + UART_MSR) & UART_MSR_DCD)?1:0;
  453. }
  454. static void mxser_dtr_rts(struct tty_port *port, int on)
  455. {
  456. struct mxser_port *mp = container_of(port, struct mxser_port, port);
  457. unsigned long flags;
  458. spin_lock_irqsave(&mp->slock, flags);
  459. if (on)
  460. outb(inb(mp->ioaddr + UART_MCR) |
  461. UART_MCR_DTR | UART_MCR_RTS, mp->ioaddr + UART_MCR);
  462. else
  463. outb(inb(mp->ioaddr + UART_MCR)&~(UART_MCR_DTR | UART_MCR_RTS),
  464. mp->ioaddr + UART_MCR);
  465. spin_unlock_irqrestore(&mp->slock, flags);
  466. }
  467. static int mxser_set_baud(struct tty_struct *tty, long newspd)
  468. {
  469. struct mxser_port *info = tty->driver_data;
  470. unsigned int quot = 0, baud;
  471. unsigned char cval;
  472. u64 timeout;
  473. if (!info->ioaddr)
  474. return -1;
  475. if (newspd > info->max_baud)
  476. return -1;
  477. if (newspd == 134) {
  478. quot = 2 * info->baud_base / 269;
  479. tty_encode_baud_rate(tty, 134, 134);
  480. } else if (newspd) {
  481. quot = info->baud_base / newspd;
  482. if (quot == 0)
  483. quot = 1;
  484. baud = info->baud_base/quot;
  485. tty_encode_baud_rate(tty, baud, baud);
  486. } else {
  487. quot = 0;
  488. }
  489. /*
  490. * worst case (128 * 1000 * 10 * 18432) needs 35 bits, so divide in the
  491. * u64 domain
  492. */
  493. timeout = (u64)info->xmit_fifo_size * HZ * 10 * quot;
  494. do_div(timeout, info->baud_base);
  495. info->timeout = timeout + HZ / 50; /* Add .02 seconds of slop */
  496. if (quot) {
  497. info->MCR |= UART_MCR_DTR;
  498. outb(info->MCR, info->ioaddr + UART_MCR);
  499. } else {
  500. info->MCR &= ~UART_MCR_DTR;
  501. outb(info->MCR, info->ioaddr + UART_MCR);
  502. return 0;
  503. }
  504. cval = inb(info->ioaddr + UART_LCR);
  505. outb(cval | UART_LCR_DLAB, info->ioaddr + UART_LCR); /* set DLAB */
  506. outb(quot & 0xff, info->ioaddr + UART_DLL); /* LS of divisor */
  507. outb(quot >> 8, info->ioaddr + UART_DLM); /* MS of divisor */
  508. outb(cval, info->ioaddr + UART_LCR); /* reset DLAB */
  509. #ifdef BOTHER
  510. if (C_BAUD(tty) == BOTHER) {
  511. quot = info->baud_base % newspd;
  512. quot *= 8;
  513. if (quot % newspd > newspd / 2) {
  514. quot /= newspd;
  515. quot++;
  516. } else
  517. quot /= newspd;
  518. mxser_set_must_enum_value(info->ioaddr, quot);
  519. } else
  520. #endif
  521. mxser_set_must_enum_value(info->ioaddr, 0);
  522. return 0;
  523. }
  524. /*
  525. * This routine is called to set the UART divisor registers to match
  526. * the specified baud rate for a serial port.
  527. */
  528. static int mxser_change_speed(struct tty_struct *tty)
  529. {
  530. struct mxser_port *info = tty->driver_data;
  531. unsigned cflag, cval, fcr;
  532. int ret = 0;
  533. unsigned char status;
  534. cflag = tty->termios.c_cflag;
  535. if (!info->ioaddr)
  536. return ret;
  537. if (mxser_set_baud_method[tty->index] == 0)
  538. mxser_set_baud(tty, tty_get_baud_rate(tty));
  539. /* byte size and parity */
  540. switch (cflag & CSIZE) {
  541. case CS5:
  542. cval = 0x00;
  543. break;
  544. case CS6:
  545. cval = 0x01;
  546. break;
  547. case CS7:
  548. cval = 0x02;
  549. break;
  550. case CS8:
  551. cval = 0x03;
  552. break;
  553. default:
  554. cval = 0x00;
  555. break; /* too keep GCC shut... */
  556. }
  557. if (cflag & CSTOPB)
  558. cval |= 0x04;
  559. if (cflag & PARENB)
  560. cval |= UART_LCR_PARITY;
  561. if (!(cflag & PARODD))
  562. cval |= UART_LCR_EPAR;
  563. if (cflag & CMSPAR)
  564. cval |= UART_LCR_SPAR;
  565. if ((info->type == PORT_8250) || (info->type == PORT_16450)) {
  566. if (info->board->chip_flag) {
  567. fcr = UART_FCR_ENABLE_FIFO;
  568. fcr |= MOXA_MUST_FCR_GDA_MODE_ENABLE;
  569. mxser_set_must_fifo_value(info);
  570. } else
  571. fcr = 0;
  572. } else {
  573. fcr = UART_FCR_ENABLE_FIFO;
  574. if (info->board->chip_flag) {
  575. fcr |= MOXA_MUST_FCR_GDA_MODE_ENABLE;
  576. mxser_set_must_fifo_value(info);
  577. } else {
  578. switch (info->rx_trigger) {
  579. case 1:
  580. fcr |= UART_FCR_TRIGGER_1;
  581. break;
  582. case 4:
  583. fcr |= UART_FCR_TRIGGER_4;
  584. break;
  585. case 8:
  586. fcr |= UART_FCR_TRIGGER_8;
  587. break;
  588. default:
  589. fcr |= UART_FCR_TRIGGER_14;
  590. break;
  591. }
  592. }
  593. }
  594. /* CTS flow control flag and modem status interrupts */
  595. info->IER &= ~UART_IER_MSI;
  596. info->MCR &= ~UART_MCR_AFE;
  597. tty_port_set_cts_flow(&info->port, cflag & CRTSCTS);
  598. if (cflag & CRTSCTS) {
  599. info->IER |= UART_IER_MSI;
  600. if ((info->type == PORT_16550A) || (info->board->chip_flag)) {
  601. info->MCR |= UART_MCR_AFE;
  602. } else {
  603. status = inb(info->ioaddr + UART_MSR);
  604. if (tty->hw_stopped) {
  605. if (status & UART_MSR_CTS) {
  606. tty->hw_stopped = 0;
  607. if (info->type != PORT_16550A &&
  608. !info->board->chip_flag) {
  609. outb(info->IER & ~UART_IER_THRI,
  610. info->ioaddr +
  611. UART_IER);
  612. info->IER |= UART_IER_THRI;
  613. outb(info->IER, info->ioaddr +
  614. UART_IER);
  615. }
  616. tty_wakeup(tty);
  617. }
  618. } else {
  619. if (!(status & UART_MSR_CTS)) {
  620. tty->hw_stopped = 1;
  621. if ((info->type != PORT_16550A) &&
  622. (!info->board->chip_flag)) {
  623. info->IER &= ~UART_IER_THRI;
  624. outb(info->IER, info->ioaddr +
  625. UART_IER);
  626. }
  627. }
  628. }
  629. }
  630. }
  631. outb(info->MCR, info->ioaddr + UART_MCR);
  632. tty_port_set_check_carrier(&info->port, ~cflag & CLOCAL);
  633. if (~cflag & CLOCAL)
  634. info->IER |= UART_IER_MSI;
  635. outb(info->IER, info->ioaddr + UART_IER);
  636. /*
  637. * Set up parity check flag
  638. */
  639. info->read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR;
  640. if (I_INPCK(tty))
  641. info->read_status_mask |= UART_LSR_FE | UART_LSR_PE;
  642. if (I_BRKINT(tty) || I_PARMRK(tty))
  643. info->read_status_mask |= UART_LSR_BI;
  644. info->ignore_status_mask = 0;
  645. if (I_IGNBRK(tty)) {
  646. info->ignore_status_mask |= UART_LSR_BI;
  647. info->read_status_mask |= UART_LSR_BI;
  648. /*
  649. * If we're ignore parity and break indicators, ignore
  650. * overruns too. (For real raw support).
  651. */
  652. if (I_IGNPAR(tty)) {
  653. info->ignore_status_mask |=
  654. UART_LSR_OE |
  655. UART_LSR_PE |
  656. UART_LSR_FE;
  657. info->read_status_mask |=
  658. UART_LSR_OE |
  659. UART_LSR_PE |
  660. UART_LSR_FE;
  661. }
  662. }
  663. if (info->board->chip_flag) {
  664. mxser_set_must_xon1_value(info->ioaddr, START_CHAR(tty));
  665. mxser_set_must_xoff1_value(info->ioaddr, STOP_CHAR(tty));
  666. if (I_IXON(tty)) {
  667. mxser_enable_must_rx_software_flow_control(
  668. info->ioaddr);
  669. } else {
  670. mxser_disable_must_rx_software_flow_control(
  671. info->ioaddr);
  672. }
  673. if (I_IXOFF(tty)) {
  674. mxser_enable_must_tx_software_flow_control(
  675. info->ioaddr);
  676. } else {
  677. mxser_disable_must_tx_software_flow_control(
  678. info->ioaddr);
  679. }
  680. }
  681. outb(fcr, info->ioaddr + UART_FCR); /* set fcr */
  682. outb(cval, info->ioaddr + UART_LCR);
  683. return ret;
  684. }
  685. static void mxser_check_modem_status(struct tty_struct *tty,
  686. struct mxser_port *port, int status)
  687. {
  688. /* update input line counters */
  689. if (status & UART_MSR_TERI)
  690. port->icount.rng++;
  691. if (status & UART_MSR_DDSR)
  692. port->icount.dsr++;
  693. if (status & UART_MSR_DDCD)
  694. port->icount.dcd++;
  695. if (status & UART_MSR_DCTS)
  696. port->icount.cts++;
  697. port->mon_data.modem_status = status;
  698. wake_up_interruptible(&port->port.delta_msr_wait);
  699. if (tty_port_check_carrier(&port->port) && (status & UART_MSR_DDCD)) {
  700. if (status & UART_MSR_DCD)
  701. wake_up_interruptible(&port->port.open_wait);
  702. }
  703. if (tty_port_cts_enabled(&port->port)) {
  704. if (tty->hw_stopped) {
  705. if (status & UART_MSR_CTS) {
  706. tty->hw_stopped = 0;
  707. if ((port->type != PORT_16550A) &&
  708. (!port->board->chip_flag)) {
  709. outb(port->IER & ~UART_IER_THRI,
  710. port->ioaddr + UART_IER);
  711. port->IER |= UART_IER_THRI;
  712. outb(port->IER, port->ioaddr +
  713. UART_IER);
  714. }
  715. tty_wakeup(tty);
  716. }
  717. } else {
  718. if (!(status & UART_MSR_CTS)) {
  719. tty->hw_stopped = 1;
  720. if (port->type != PORT_16550A &&
  721. !port->board->chip_flag) {
  722. port->IER &= ~UART_IER_THRI;
  723. outb(port->IER, port->ioaddr +
  724. UART_IER);
  725. }
  726. }
  727. }
  728. }
  729. }
  730. static int mxser_activate(struct tty_port *port, struct tty_struct *tty)
  731. {
  732. struct mxser_port *info = container_of(port, struct mxser_port, port);
  733. unsigned long page;
  734. unsigned long flags;
  735. page = __get_free_page(GFP_KERNEL);
  736. if (!page)
  737. return -ENOMEM;
  738. spin_lock_irqsave(&info->slock, flags);
  739. if (!info->ioaddr || !info->type) {
  740. set_bit(TTY_IO_ERROR, &tty->flags);
  741. free_page(page);
  742. spin_unlock_irqrestore(&info->slock, flags);
  743. return 0;
  744. }
  745. info->port.xmit_buf = (unsigned char *) page;
  746. /*
  747. * Clear the FIFO buffers and disable them
  748. * (they will be reenabled in mxser_change_speed())
  749. */
  750. if (info->board->chip_flag)
  751. outb((UART_FCR_CLEAR_RCVR |
  752. UART_FCR_CLEAR_XMIT |
  753. MOXA_MUST_FCR_GDA_MODE_ENABLE), info->ioaddr + UART_FCR);
  754. else
  755. outb((UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT),
  756. info->ioaddr + UART_FCR);
  757. /*
  758. * At this point there's no way the LSR could still be 0xFF;
  759. * if it is, then bail out, because there's likely no UART
  760. * here.
  761. */
  762. if (inb(info->ioaddr + UART_LSR) == 0xff) {
  763. spin_unlock_irqrestore(&info->slock, flags);
  764. if (capable(CAP_SYS_ADMIN)) {
  765. set_bit(TTY_IO_ERROR, &tty->flags);
  766. return 0;
  767. } else
  768. return -ENODEV;
  769. }
  770. /*
  771. * Clear the interrupt registers.
  772. */
  773. (void) inb(info->ioaddr + UART_LSR);
  774. (void) inb(info->ioaddr + UART_RX);
  775. (void) inb(info->ioaddr + UART_IIR);
  776. (void) inb(info->ioaddr + UART_MSR);
  777. /*
  778. * Now, initialize the UART
  779. */
  780. outb(UART_LCR_WLEN8, info->ioaddr + UART_LCR); /* reset DLAB */
  781. info->MCR = UART_MCR_DTR | UART_MCR_RTS;
  782. outb(info->MCR, info->ioaddr + UART_MCR);
  783. /*
  784. * Finally, enable interrupts
  785. */
  786. info->IER = UART_IER_MSI | UART_IER_RLSI | UART_IER_RDI;
  787. if (info->board->chip_flag)
  788. info->IER |= MOXA_MUST_IER_EGDAI;
  789. outb(info->IER, info->ioaddr + UART_IER); /* enable interrupts */
  790. /*
  791. * And clear the interrupt registers again for luck.
  792. */
  793. (void) inb(info->ioaddr + UART_LSR);
  794. (void) inb(info->ioaddr + UART_RX);
  795. (void) inb(info->ioaddr + UART_IIR);
  796. (void) inb(info->ioaddr + UART_MSR);
  797. clear_bit(TTY_IO_ERROR, &tty->flags);
  798. info->xmit_cnt = info->xmit_head = info->xmit_tail = 0;
  799. /*
  800. * and set the speed of the serial port
  801. */
  802. mxser_change_speed(tty);
  803. spin_unlock_irqrestore(&info->slock, flags);
  804. return 0;
  805. }
  806. /*
  807. * This routine will shutdown a serial port
  808. */
  809. static void mxser_shutdown_port(struct tty_port *port)
  810. {
  811. struct mxser_port *info = container_of(port, struct mxser_port, port);
  812. unsigned long flags;
  813. spin_lock_irqsave(&info->slock, flags);
  814. /*
  815. * clear delta_msr_wait queue to avoid mem leaks: we may free the irq
  816. * here so the queue might never be waken up
  817. */
  818. wake_up_interruptible(&info->port.delta_msr_wait);
  819. /*
  820. * Free the xmit buffer, if necessary
  821. */
  822. if (info->port.xmit_buf) {
  823. free_page((unsigned long) info->port.xmit_buf);
  824. info->port.xmit_buf = NULL;
  825. }
  826. info->IER = 0;
  827. outb(0x00, info->ioaddr + UART_IER);
  828. /* clear Rx/Tx FIFO's */
  829. if (info->board->chip_flag)
  830. outb(UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT |
  831. MOXA_MUST_FCR_GDA_MODE_ENABLE,
  832. info->ioaddr + UART_FCR);
  833. else
  834. outb(UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT,
  835. info->ioaddr + UART_FCR);
  836. /* read data port to reset things */
  837. (void) inb(info->ioaddr + UART_RX);
  838. if (info->board->chip_flag)
  839. SET_MOXA_MUST_NO_SOFTWARE_FLOW_CONTROL(info->ioaddr);
  840. spin_unlock_irqrestore(&info->slock, flags);
  841. }
  842. /*
  843. * This routine is called whenever a serial port is opened. It
  844. * enables interrupts for a serial port, linking in its async structure into
  845. * the IRQ chain. It also performs the serial-specific
  846. * initialization for the tty structure.
  847. */
  848. static int mxser_open(struct tty_struct *tty, struct file *filp)
  849. {
  850. struct mxser_port *info;
  851. int line;
  852. line = tty->index;
  853. if (line == MXSER_PORTS)
  854. return 0;
  855. info = &mxser_boards[line / MXSER_PORTS_PER_BOARD].ports[line % MXSER_PORTS_PER_BOARD];
  856. if (!info->ioaddr)
  857. return -ENODEV;
  858. tty->driver_data = info;
  859. return tty_port_open(&info->port, tty, filp);
  860. }
  861. static void mxser_flush_buffer(struct tty_struct *tty)
  862. {
  863. struct mxser_port *info = tty->driver_data;
  864. char fcr;
  865. unsigned long flags;
  866. spin_lock_irqsave(&info->slock, flags);
  867. info->xmit_cnt = info->xmit_head = info->xmit_tail = 0;
  868. fcr = inb(info->ioaddr + UART_FCR);
  869. outb((fcr | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT),
  870. info->ioaddr + UART_FCR);
  871. outb(fcr, info->ioaddr + UART_FCR);
  872. spin_unlock_irqrestore(&info->slock, flags);
  873. tty_wakeup(tty);
  874. }
  875. static void mxser_close_port(struct tty_port *port)
  876. {
  877. struct mxser_port *info = container_of(port, struct mxser_port, port);
  878. unsigned long timeout;
  879. /*
  880. * At this point we stop accepting input. To do this, we
  881. * disable the receive line status interrupts, and tell the
  882. * interrupt driver to stop checking the data ready bit in the
  883. * line status register.
  884. */
  885. info->IER &= ~UART_IER_RLSI;
  886. if (info->board->chip_flag)
  887. info->IER &= ~MOXA_MUST_RECV_ISR;
  888. outb(info->IER, info->ioaddr + UART_IER);
  889. /*
  890. * Before we drop DTR, make sure the UART transmitter
  891. * has completely drained; this is especially
  892. * important if there is a transmit FIFO!
  893. */
  894. timeout = jiffies + HZ;
  895. while (!(inb(info->ioaddr + UART_LSR) & UART_LSR_TEMT)) {
  896. schedule_timeout_interruptible(5);
  897. if (time_after(jiffies, timeout))
  898. break;
  899. }
  900. }
  901. /*
  902. * This routine is called when the serial port gets closed. First, we
  903. * wait for the last remaining data to be sent. Then, we unlink its
  904. * async structure from the interrupt chain if necessary, and we free
  905. * that IRQ if nothing is left in the chain.
  906. */
  907. static void mxser_close(struct tty_struct *tty, struct file *filp)
  908. {
  909. struct mxser_port *info = tty->driver_data;
  910. struct tty_port *port = &info->port;
  911. if (tty->index == MXSER_PORTS || info == NULL)
  912. return;
  913. if (tty_port_close_start(port, tty, filp) == 0)
  914. return;
  915. info->closing = 1;
  916. mutex_lock(&port->mutex);
  917. mxser_close_port(port);
  918. mxser_flush_buffer(tty);
  919. if (tty_port_initialized(port) && C_HUPCL(tty))
  920. tty_port_lower_dtr_rts(port);
  921. mxser_shutdown_port(port);
  922. tty_port_set_initialized(port, 0);
  923. mutex_unlock(&port->mutex);
  924. info->closing = 0;
  925. /* Right now the tty_port set is done outside of the close_end helper
  926. as we don't yet have everyone using refcounts */
  927. tty_port_close_end(port, tty);
  928. tty_port_tty_set(port, NULL);
  929. }
  930. static int mxser_write(struct tty_struct *tty, const unsigned char *buf, int count)
  931. {
  932. int c, total = 0;
  933. struct mxser_port *info = tty->driver_data;
  934. unsigned long flags;
  935. if (!info->port.xmit_buf)
  936. return 0;
  937. while (1) {
  938. c = min_t(int, count, min(SERIAL_XMIT_SIZE - info->xmit_cnt - 1,
  939. SERIAL_XMIT_SIZE - info->xmit_head));
  940. if (c <= 0)
  941. break;
  942. memcpy(info->port.xmit_buf + info->xmit_head, buf, c);
  943. spin_lock_irqsave(&info->slock, flags);
  944. info->xmit_head = (info->xmit_head + c) &
  945. (SERIAL_XMIT_SIZE - 1);
  946. info->xmit_cnt += c;
  947. spin_unlock_irqrestore(&info->slock, flags);
  948. buf += c;
  949. count -= c;
  950. total += c;
  951. }
  952. if (info->xmit_cnt && !tty->stopped) {
  953. if (!tty->hw_stopped ||
  954. (info->type == PORT_16550A) ||
  955. (info->board->chip_flag)) {
  956. spin_lock_irqsave(&info->slock, flags);
  957. outb(info->IER & ~UART_IER_THRI, info->ioaddr +
  958. UART_IER);
  959. info->IER |= UART_IER_THRI;
  960. outb(info->IER, info->ioaddr + UART_IER);
  961. spin_unlock_irqrestore(&info->slock, flags);
  962. }
  963. }
  964. return total;
  965. }
  966. static int mxser_put_char(struct tty_struct *tty, unsigned char ch)
  967. {
  968. struct mxser_port *info = tty->driver_data;
  969. unsigned long flags;
  970. if (!info->port.xmit_buf)
  971. return 0;
  972. if (info->xmit_cnt >= SERIAL_XMIT_SIZE - 1)
  973. return 0;
  974. spin_lock_irqsave(&info->slock, flags);
  975. info->port.xmit_buf[info->xmit_head++] = ch;
  976. info->xmit_head &= SERIAL_XMIT_SIZE - 1;
  977. info->xmit_cnt++;
  978. spin_unlock_irqrestore(&info->slock, flags);
  979. if (!tty->stopped) {
  980. if (!tty->hw_stopped ||
  981. (info->type == PORT_16550A) ||
  982. info->board->chip_flag) {
  983. spin_lock_irqsave(&info->slock, flags);
  984. outb(info->IER & ~UART_IER_THRI, info->ioaddr + UART_IER);
  985. info->IER |= UART_IER_THRI;
  986. outb(info->IER, info->ioaddr + UART_IER);
  987. spin_unlock_irqrestore(&info->slock, flags);
  988. }
  989. }
  990. return 1;
  991. }
  992. static void mxser_flush_chars(struct tty_struct *tty)
  993. {
  994. struct mxser_port *info = tty->driver_data;
  995. unsigned long flags;
  996. if (info->xmit_cnt <= 0 || tty->stopped || !info->port.xmit_buf ||
  997. (tty->hw_stopped && info->type != PORT_16550A &&
  998. !info->board->chip_flag))
  999. return;
  1000. spin_lock_irqsave(&info->slock, flags);
  1001. outb(info->IER & ~UART_IER_THRI, info->ioaddr + UART_IER);
  1002. info->IER |= UART_IER_THRI;
  1003. outb(info->IER, info->ioaddr + UART_IER);
  1004. spin_unlock_irqrestore(&info->slock, flags);
  1005. }
  1006. static int mxser_write_room(struct tty_struct *tty)
  1007. {
  1008. struct mxser_port *info = tty->driver_data;
  1009. int ret;
  1010. ret = SERIAL_XMIT_SIZE - info->xmit_cnt - 1;
  1011. return ret < 0 ? 0 : ret;
  1012. }
  1013. static int mxser_chars_in_buffer(struct tty_struct *tty)
  1014. {
  1015. struct mxser_port *info = tty->driver_data;
  1016. return info->xmit_cnt;
  1017. }
  1018. /*
  1019. * ------------------------------------------------------------
  1020. * friends of mxser_ioctl()
  1021. * ------------------------------------------------------------
  1022. */
  1023. static int mxser_get_serial_info(struct tty_struct *tty,
  1024. struct serial_struct *ss)
  1025. {
  1026. struct mxser_port *info = tty->driver_data;
  1027. struct tty_port *port = &info->port;
  1028. if (tty->index == MXSER_PORTS)
  1029. return -ENOTTY;
  1030. mutex_lock(&port->mutex);
  1031. ss->type = info->type,
  1032. ss->line = tty->index,
  1033. ss->port = info->ioaddr,
  1034. ss->irq = info->board->irq,
  1035. ss->flags = info->port.flags,
  1036. ss->baud_base = info->baud_base,
  1037. ss->close_delay = info->port.close_delay,
  1038. ss->closing_wait = info->port.closing_wait,
  1039. ss->custom_divisor = info->custom_divisor,
  1040. mutex_unlock(&port->mutex);
  1041. return 0;
  1042. }
  1043. static int mxser_set_serial_info(struct tty_struct *tty,
  1044. struct serial_struct *ss)
  1045. {
  1046. struct mxser_port *info = tty->driver_data;
  1047. struct tty_port *port = &info->port;
  1048. speed_t baud;
  1049. unsigned long sl_flags;
  1050. unsigned int flags;
  1051. int retval = 0;
  1052. if (tty->index == MXSER_PORTS)
  1053. return -ENOTTY;
  1054. if (tty_io_error(tty))
  1055. return -EIO;
  1056. mutex_lock(&port->mutex);
  1057. if (!info->ioaddr) {
  1058. mutex_unlock(&port->mutex);
  1059. return -ENODEV;
  1060. }
  1061. if (ss->irq != info->board->irq ||
  1062. ss->port != info->ioaddr) {
  1063. mutex_unlock(&port->mutex);
  1064. return -EINVAL;
  1065. }
  1066. flags = port->flags & ASYNC_SPD_MASK;
  1067. if (!capable(CAP_SYS_ADMIN)) {
  1068. if ((ss->baud_base != info->baud_base) ||
  1069. (ss->close_delay != info->port.close_delay) ||
  1070. ((ss->flags & ~ASYNC_USR_MASK) != (info->port.flags & ~ASYNC_USR_MASK))) {
  1071. mutex_unlock(&port->mutex);
  1072. return -EPERM;
  1073. }
  1074. info->port.flags = ((info->port.flags & ~ASYNC_USR_MASK) |
  1075. (ss->flags & ASYNC_USR_MASK));
  1076. } else {
  1077. /*
  1078. * OK, past this point, all the error checking has been done.
  1079. * At this point, we start making changes.....
  1080. */
  1081. port->flags = ((port->flags & ~ASYNC_FLAGS) |
  1082. (ss->flags & ASYNC_FLAGS));
  1083. port->close_delay = ss->close_delay * HZ / 100;
  1084. port->closing_wait = ss->closing_wait * HZ / 100;
  1085. port->low_latency = (port->flags & ASYNC_LOW_LATENCY) ? 1 : 0;
  1086. if ((port->flags & ASYNC_SPD_MASK) == ASYNC_SPD_CUST &&
  1087. (ss->baud_base != info->baud_base ||
  1088. ss->custom_divisor !=
  1089. info->custom_divisor)) {
  1090. if (ss->custom_divisor == 0) {
  1091. mutex_unlock(&port->mutex);
  1092. return -EINVAL;
  1093. }
  1094. baud = ss->baud_base / ss->custom_divisor;
  1095. tty_encode_baud_rate(tty, baud, baud);
  1096. }
  1097. }
  1098. info->type = ss->type;
  1099. process_txrx_fifo(info);
  1100. if (tty_port_initialized(port)) {
  1101. if (flags != (port->flags & ASYNC_SPD_MASK)) {
  1102. spin_lock_irqsave(&info->slock, sl_flags);
  1103. mxser_change_speed(tty);
  1104. spin_unlock_irqrestore(&info->slock, sl_flags);
  1105. }
  1106. } else {
  1107. retval = mxser_activate(port, tty);
  1108. if (retval == 0)
  1109. tty_port_set_initialized(port, 1);
  1110. }
  1111. mutex_unlock(&port->mutex);
  1112. return retval;
  1113. }
  1114. /*
  1115. * mxser_get_lsr_info - get line status register info
  1116. *
  1117. * Purpose: Let user call ioctl() to get info when the UART physically
  1118. * is emptied. On bus types like RS485, the transmitter must
  1119. * release the bus after transmitting. This must be done when
  1120. * the transmit shift register is empty, not be done when the
  1121. * transmit holding register is empty. This functionality
  1122. * allows an RS485 driver to be written in user space.
  1123. */
  1124. static int mxser_get_lsr_info(struct mxser_port *info,
  1125. unsigned int __user *value)
  1126. {
  1127. unsigned char status;
  1128. unsigned int result;
  1129. unsigned long flags;
  1130. spin_lock_irqsave(&info->slock, flags);
  1131. status = inb(info->ioaddr + UART_LSR);
  1132. spin_unlock_irqrestore(&info->slock, flags);
  1133. result = ((status & UART_LSR_TEMT) ? TIOCSER_TEMT : 0);
  1134. return put_user(result, value);
  1135. }
  1136. static int mxser_tiocmget(struct tty_struct *tty)
  1137. {
  1138. struct mxser_port *info = tty->driver_data;
  1139. unsigned char control, status;
  1140. unsigned long flags;
  1141. if (tty->index == MXSER_PORTS)
  1142. return -ENOIOCTLCMD;
  1143. if (tty_io_error(tty))
  1144. return -EIO;
  1145. control = info->MCR;
  1146. spin_lock_irqsave(&info->slock, flags);
  1147. status = inb(info->ioaddr + UART_MSR);
  1148. if (status & UART_MSR_ANY_DELTA)
  1149. mxser_check_modem_status(tty, info, status);
  1150. spin_unlock_irqrestore(&info->slock, flags);
  1151. return ((control & UART_MCR_RTS) ? TIOCM_RTS : 0) |
  1152. ((control & UART_MCR_DTR) ? TIOCM_DTR : 0) |
  1153. ((status & UART_MSR_DCD) ? TIOCM_CAR : 0) |
  1154. ((status & UART_MSR_RI) ? TIOCM_RNG : 0) |
  1155. ((status & UART_MSR_DSR) ? TIOCM_DSR : 0) |
  1156. ((status & UART_MSR_CTS) ? TIOCM_CTS : 0);
  1157. }
  1158. static int mxser_tiocmset(struct tty_struct *tty,
  1159. unsigned int set, unsigned int clear)
  1160. {
  1161. struct mxser_port *info = tty->driver_data;
  1162. unsigned long flags;
  1163. if (tty->index == MXSER_PORTS)
  1164. return -ENOIOCTLCMD;
  1165. if (tty_io_error(tty))
  1166. return -EIO;
  1167. spin_lock_irqsave(&info->slock, flags);
  1168. if (set & TIOCM_RTS)
  1169. info->MCR |= UART_MCR_RTS;
  1170. if (set & TIOCM_DTR)
  1171. info->MCR |= UART_MCR_DTR;
  1172. if (clear & TIOCM_RTS)
  1173. info->MCR &= ~UART_MCR_RTS;
  1174. if (clear & TIOCM_DTR)
  1175. info->MCR &= ~UART_MCR_DTR;
  1176. outb(info->MCR, info->ioaddr + UART_MCR);
  1177. spin_unlock_irqrestore(&info->slock, flags);
  1178. return 0;
  1179. }
  1180. static int __init mxser_program_mode(int port)
  1181. {
  1182. int id, i, j, n;
  1183. outb(0, port);
  1184. outb(0, port);
  1185. outb(0, port);
  1186. (void)inb(port);
  1187. (void)inb(port);
  1188. outb(0, port);
  1189. (void)inb(port);
  1190. id = inb(port + 1) & 0x1F;
  1191. if ((id != C168_ASIC_ID) &&
  1192. (id != C104_ASIC_ID) &&
  1193. (id != C102_ASIC_ID) &&
  1194. (id != CI132_ASIC_ID) &&
  1195. (id != CI134_ASIC_ID) &&
  1196. (id != CI104J_ASIC_ID))
  1197. return -1;
  1198. for (i = 0, j = 0; i < 4; i++) {
  1199. n = inb(port + 2);
  1200. if (n == 'M') {
  1201. j = 1;
  1202. } else if ((j == 1) && (n == 1)) {
  1203. j = 2;
  1204. break;
  1205. } else
  1206. j = 0;
  1207. }
  1208. if (j != 2)
  1209. id = -2;
  1210. return id;
  1211. }
  1212. static void __init mxser_normal_mode(int port)
  1213. {
  1214. int i, n;
  1215. outb(0xA5, port + 1);
  1216. outb(0x80, port + 3);
  1217. outb(12, port + 0); /* 9600 bps */
  1218. outb(0, port + 1);
  1219. outb(0x03, port + 3); /* 8 data bits */
  1220. outb(0x13, port + 4); /* loop back mode */
  1221. for (i = 0; i < 16; i++) {
  1222. n = inb(port + 5);
  1223. if ((n & 0x61) == 0x60)
  1224. break;
  1225. if ((n & 1) == 1)
  1226. (void)inb(port);
  1227. }
  1228. outb(0x00, port + 4);
  1229. }
  1230. #define CHIP_SK 0x01 /* Serial Data Clock in Eprom */
  1231. #define CHIP_DO 0x02 /* Serial Data Output in Eprom */
  1232. #define CHIP_CS 0x04 /* Serial Chip Select in Eprom */
  1233. #define CHIP_DI 0x08 /* Serial Data Input in Eprom */
  1234. #define EN_CCMD 0x000 /* Chip's command register */
  1235. #define EN0_RSARLO 0x008 /* Remote start address reg 0 */
  1236. #define EN0_RSARHI 0x009 /* Remote start address reg 1 */
  1237. #define EN0_RCNTLO 0x00A /* Remote byte count reg WR */
  1238. #define EN0_RCNTHI 0x00B /* Remote byte count reg WR */
  1239. #define EN0_DCFG 0x00E /* Data configuration reg WR */
  1240. #define EN0_PORT 0x010 /* Rcv missed frame error counter RD */
  1241. #define ENC_PAGE0 0x000 /* Select page 0 of chip registers */
  1242. #define ENC_PAGE3 0x0C0 /* Select page 3 of chip registers */
  1243. static int __init mxser_read_register(int port, unsigned short *regs)
  1244. {
  1245. int i, k, value, id;
  1246. unsigned int j;
  1247. id = mxser_program_mode(port);
  1248. if (id < 0)
  1249. return id;
  1250. for (i = 0; i < 14; i++) {
  1251. k = (i & 0x3F) | 0x180;
  1252. for (j = 0x100; j > 0; j >>= 1) {
  1253. outb(CHIP_CS, port);
  1254. if (k & j) {
  1255. outb(CHIP_CS | CHIP_DO, port);
  1256. outb(CHIP_CS | CHIP_DO | CHIP_SK, port); /* A? bit of read */
  1257. } else {
  1258. outb(CHIP_CS, port);
  1259. outb(CHIP_CS | CHIP_SK, port); /* A? bit of read */
  1260. }
  1261. }
  1262. (void)inb(port);
  1263. value = 0;
  1264. for (k = 0, j = 0x8000; k < 16; k++, j >>= 1) {
  1265. outb(CHIP_CS, port);
  1266. outb(CHIP_CS | CHIP_SK, port);
  1267. if (inb(port) & CHIP_DI)
  1268. value |= j;
  1269. }
  1270. regs[i] = value;
  1271. outb(0, port);
  1272. }
  1273. mxser_normal_mode(port);
  1274. return id;
  1275. }
  1276. static int mxser_ioctl_special(unsigned int cmd, void __user *argp)
  1277. {
  1278. struct mxser_port *ip;
  1279. struct tty_port *port;
  1280. struct tty_struct *tty;
  1281. int result, status;
  1282. unsigned int i, j;
  1283. int ret = 0;
  1284. switch (cmd) {
  1285. case MOXA_GET_MAJOR:
  1286. printk_ratelimited(KERN_WARNING "mxser: '%s' uses deprecated ioctl "
  1287. "%x (GET_MAJOR), fix your userspace\n",
  1288. current->comm, cmd);
  1289. return put_user(ttymajor, (int __user *)argp);
  1290. case MOXA_CHKPORTENABLE:
  1291. result = 0;
  1292. for (i = 0; i < MXSER_BOARDS; i++)
  1293. for (j = 0; j < MXSER_PORTS_PER_BOARD; j++)
  1294. if (mxser_boards[i].ports[j].ioaddr)
  1295. result |= (1 << i);
  1296. return put_user(result, (unsigned long __user *)argp);
  1297. case MOXA_GETDATACOUNT:
  1298. /* The receive side is locked by port->slock but it isn't
  1299. clear that an exact snapshot is worth copying here */
  1300. if (copy_to_user(argp, &mxvar_log, sizeof(mxvar_log)))
  1301. ret = -EFAULT;
  1302. return ret;
  1303. case MOXA_GETMSTATUS: {
  1304. struct mxser_mstatus ms, __user *msu = argp;
  1305. for (i = 0; i < MXSER_BOARDS; i++)
  1306. for (j = 0; j < MXSER_PORTS_PER_BOARD; j++) {
  1307. ip = &mxser_boards[i].ports[j];
  1308. port = &ip->port;
  1309. memset(&ms, 0, sizeof(ms));
  1310. mutex_lock(&port->mutex);
  1311. if (!ip->ioaddr)
  1312. goto copy;
  1313. tty = tty_port_tty_get(port);
  1314. if (!tty)
  1315. ms.cflag = ip->normal_termios.c_cflag;
  1316. else
  1317. ms.cflag = tty->termios.c_cflag;
  1318. tty_kref_put(tty);
  1319. spin_lock_irq(&ip->slock);
  1320. status = inb(ip->ioaddr + UART_MSR);
  1321. spin_unlock_irq(&ip->slock);
  1322. if (status & UART_MSR_DCD)
  1323. ms.dcd = 1;
  1324. if (status & UART_MSR_DSR)
  1325. ms.dsr = 1;
  1326. if (status & UART_MSR_CTS)
  1327. ms.cts = 1;
  1328. copy:
  1329. mutex_unlock(&port->mutex);
  1330. if (copy_to_user(msu, &ms, sizeof(ms)))
  1331. return -EFAULT;
  1332. msu++;
  1333. }
  1334. return 0;
  1335. }
  1336. case MOXA_ASPP_MON_EXT: {
  1337. struct mxser_mon_ext *me; /* it's 2k, stack unfriendly */
  1338. unsigned int cflag, iflag, p;
  1339. u8 opmode;
  1340. me = kzalloc(sizeof(*me), GFP_KERNEL);
  1341. if (!me)
  1342. return -ENOMEM;
  1343. for (i = 0, p = 0; i < MXSER_BOARDS; i++) {
  1344. for (j = 0; j < MXSER_PORTS_PER_BOARD; j++, p++) {
  1345. if (p >= ARRAY_SIZE(me->rx_cnt)) {
  1346. i = MXSER_BOARDS;
  1347. break;
  1348. }
  1349. ip = &mxser_boards[i].ports[j];
  1350. port = &ip->port;
  1351. mutex_lock(&port->mutex);
  1352. if (!ip->ioaddr) {
  1353. mutex_unlock(&port->mutex);
  1354. continue;
  1355. }
  1356. spin_lock_irq(&ip->slock);
  1357. status = mxser_get_msr(ip->ioaddr, 0, p);
  1358. if (status & UART_MSR_TERI)
  1359. ip->icount.rng++;
  1360. if (status & UART_MSR_DDSR)
  1361. ip->icount.dsr++;
  1362. if (status & UART_MSR_DDCD)
  1363. ip->icount.dcd++;
  1364. if (status & UART_MSR_DCTS)
  1365. ip->icount.cts++;
  1366. ip->mon_data.modem_status = status;
  1367. me->rx_cnt[p] = ip->mon_data.rxcnt;
  1368. me->tx_cnt[p] = ip->mon_data.txcnt;
  1369. me->up_rxcnt[p] = ip->mon_data.up_rxcnt;
  1370. me->up_txcnt[p] = ip->mon_data.up_txcnt;
  1371. me->modem_status[p] =
  1372. ip->mon_data.modem_status;
  1373. spin_unlock_irq(&ip->slock);
  1374. tty = tty_port_tty_get(&ip->port);
  1375. if (!tty) {
  1376. cflag = ip->normal_termios.c_cflag;
  1377. iflag = ip->normal_termios.c_iflag;
  1378. me->baudrate[p] = tty_termios_baud_rate(&ip->normal_termios);
  1379. } else {
  1380. cflag = tty->termios.c_cflag;
  1381. iflag = tty->termios.c_iflag;
  1382. me->baudrate[p] = tty_get_baud_rate(tty);
  1383. }
  1384. tty_kref_put(tty);
  1385. me->databits[p] = cflag & CSIZE;
  1386. me->stopbits[p] = cflag & CSTOPB;
  1387. me->parity[p] = cflag & (PARENB | PARODD |
  1388. CMSPAR);
  1389. if (cflag & CRTSCTS)
  1390. me->flowctrl[p] |= 0x03;
  1391. if (iflag & (IXON | IXOFF))
  1392. me->flowctrl[p] |= 0x0C;
  1393. if (ip->type == PORT_16550A)
  1394. me->fifo[p] = 1;
  1395. if (ip->board->chip_flag == MOXA_MUST_MU860_HWID) {
  1396. opmode = inb(ip->opmode_ioaddr)>>((p % 4) * 2);
  1397. opmode &= OP_MODE_MASK;
  1398. } else {
  1399. opmode = RS232_MODE;
  1400. }
  1401. me->iftype[p] = opmode;
  1402. mutex_unlock(&port->mutex);
  1403. }
  1404. }
  1405. if (copy_to_user(argp, me, sizeof(*me)))
  1406. ret = -EFAULT;
  1407. kfree(me);
  1408. return ret;
  1409. }
  1410. default:
  1411. return -ENOIOCTLCMD;
  1412. }
  1413. return 0;
  1414. }
  1415. static int mxser_cflags_changed(struct mxser_port *info, unsigned long arg,
  1416. struct async_icount *cprev)
  1417. {
  1418. struct async_icount cnow;
  1419. unsigned long flags;
  1420. int ret;
  1421. spin_lock_irqsave(&info->slock, flags);
  1422. cnow = info->icount; /* atomic copy */
  1423. spin_unlock_irqrestore(&info->slock, flags);
  1424. ret = ((arg & TIOCM_RNG) && (cnow.rng != cprev->rng)) ||
  1425. ((arg & TIOCM_DSR) && (cnow.dsr != cprev->dsr)) ||
  1426. ((arg & TIOCM_CD) && (cnow.dcd != cprev->dcd)) ||
  1427. ((arg & TIOCM_CTS) && (cnow.cts != cprev->cts));
  1428. *cprev = cnow;
  1429. return ret;
  1430. }
  1431. static int mxser_ioctl(struct tty_struct *tty,
  1432. unsigned int cmd, unsigned long arg)
  1433. {
  1434. struct mxser_port *info = tty->driver_data;
  1435. struct async_icount cnow;
  1436. unsigned long flags;
  1437. void __user *argp = (void __user *)arg;
  1438. if (tty->index == MXSER_PORTS)
  1439. return mxser_ioctl_special(cmd, argp);
  1440. if (cmd == MOXA_SET_OP_MODE || cmd == MOXA_GET_OP_MODE) {
  1441. int p;
  1442. unsigned long opmode;
  1443. static unsigned char ModeMask[] = { 0xfc, 0xf3, 0xcf, 0x3f };
  1444. int shiftbit;
  1445. unsigned char val, mask;
  1446. if (info->board->chip_flag != MOXA_MUST_MU860_HWID)
  1447. return -EFAULT;
  1448. p = tty->index % 4;
  1449. if (cmd == MOXA_SET_OP_MODE) {
  1450. if (get_user(opmode, (int __user *) argp))
  1451. return -EFAULT;
  1452. if (opmode != RS232_MODE &&
  1453. opmode != RS485_2WIRE_MODE &&
  1454. opmode != RS422_MODE &&
  1455. opmode != RS485_4WIRE_MODE)
  1456. return -EFAULT;
  1457. mask = ModeMask[p];
  1458. shiftbit = p * 2;
  1459. spin_lock_irq(&info->slock);
  1460. val = inb(info->opmode_ioaddr);
  1461. val &= mask;
  1462. val |= (opmode << shiftbit);
  1463. outb(val, info->opmode_ioaddr);
  1464. spin_unlock_irq(&info->slock);
  1465. } else {
  1466. shiftbit = p * 2;
  1467. spin_lock_irq(&info->slock);
  1468. opmode = inb(info->opmode_ioaddr) >> shiftbit;
  1469. spin_unlock_irq(&info->slock);
  1470. opmode &= OP_MODE_MASK;
  1471. if (put_user(opmode, (int __user *)argp))
  1472. return -EFAULT;
  1473. }
  1474. return 0;
  1475. }
  1476. if (cmd != TIOCMIWAIT && tty_io_error(tty))
  1477. return -EIO;
  1478. switch (cmd) {
  1479. case TIOCSERGETLSR: /* Get line status register */
  1480. return mxser_get_lsr_info(info, argp);
  1481. /*
  1482. * Wait for any of the 4 modem inputs (DCD,RI,DSR,CTS) to change
  1483. * - mask passed in arg for lines of interest
  1484. * (use |'ed TIOCM_RNG/DSR/CD/CTS for masking)
  1485. * Caller should use TIOCGICOUNT to see which one it was
  1486. */
  1487. case TIOCMIWAIT:
  1488. spin_lock_irqsave(&info->slock, flags);
  1489. cnow = info->icount; /* note the counters on entry */
  1490. spin_unlock_irqrestore(&info->slock, flags);
  1491. return wait_event_interruptible(info->port.delta_msr_wait,
  1492. mxser_cflags_changed(info, arg, &cnow));
  1493. case MOXA_HighSpeedOn:
  1494. return put_user(info->baud_base != 115200 ? 1 : 0, (int __user *)argp);
  1495. case MOXA_SDS_RSTICOUNTER:
  1496. spin_lock_irq(&info->slock);
  1497. info->mon_data.rxcnt = 0;
  1498. info->mon_data.txcnt = 0;
  1499. spin_unlock_irq(&info->slock);
  1500. return 0;
  1501. case MOXA_ASPP_OQUEUE:{
  1502. int len, lsr;
  1503. len = mxser_chars_in_buffer(tty);
  1504. spin_lock_irq(&info->slock);
  1505. lsr = inb(info->ioaddr + UART_LSR) & UART_LSR_THRE;
  1506. spin_unlock_irq(&info->slock);
  1507. len += (lsr ? 0 : 1);
  1508. return put_user(len, (int __user *)argp);
  1509. }
  1510. case MOXA_ASPP_MON: {
  1511. int mcr, status;
  1512. spin_lock_irq(&info->slock);
  1513. status = mxser_get_msr(info->ioaddr, 1, tty->index);
  1514. mxser_check_modem_status(tty, info, status);
  1515. mcr = inb(info->ioaddr + UART_MCR);
  1516. spin_unlock_irq(&info->slock);
  1517. if (mcr & MOXA_MUST_MCR_XON_FLAG)
  1518. info->mon_data.hold_reason &= ~NPPI_NOTIFY_XOFFHOLD;
  1519. else
  1520. info->mon_data.hold_reason |= NPPI_NOTIFY_XOFFHOLD;
  1521. if (mcr & MOXA_MUST_MCR_TX_XON)
  1522. info->mon_data.hold_reason &= ~NPPI_NOTIFY_XOFFXENT;
  1523. else
  1524. info->mon_data.hold_reason |= NPPI_NOTIFY_XOFFXENT;
  1525. if (tty->hw_stopped)
  1526. info->mon_data.hold_reason |= NPPI_NOTIFY_CTSHOLD;
  1527. else
  1528. info->mon_data.hold_reason &= ~NPPI_NOTIFY_CTSHOLD;
  1529. if (copy_to_user(argp, &info->mon_data,
  1530. sizeof(struct mxser_mon)))
  1531. return -EFAULT;
  1532. return 0;
  1533. }
  1534. case MOXA_ASPP_LSTATUS: {
  1535. if (put_user(info->err_shadow, (unsigned char __user *)argp))
  1536. return -EFAULT;
  1537. info->err_shadow = 0;
  1538. return 0;
  1539. }
  1540. case MOXA_SET_BAUD_METHOD: {
  1541. int method;
  1542. if (get_user(method, (int __user *)argp))
  1543. return -EFAULT;
  1544. mxser_set_baud_method[tty->index] = method;
  1545. return put_user(method, (int __user *)argp);
  1546. }
  1547. default:
  1548. return -ENOIOCTLCMD;
  1549. }
  1550. return 0;
  1551. }
  1552. /*
  1553. * Get counter of input serial line interrupts (DCD,RI,DSR,CTS)
  1554. * Return: write counters to the user passed counter struct
  1555. * NB: both 1->0 and 0->1 transitions are counted except for
  1556. * RI where only 0->1 is counted.
  1557. */
  1558. static int mxser_get_icount(struct tty_struct *tty,
  1559. struct serial_icounter_struct *icount)
  1560. {
  1561. struct mxser_port *info = tty->driver_data;
  1562. struct async_icount cnow;
  1563. unsigned long flags;
  1564. spin_lock_irqsave(&info->slock, flags);
  1565. cnow = info->icount;
  1566. spin_unlock_irqrestore(&info->slock, flags);
  1567. icount->frame = cnow.frame;
  1568. icount->brk = cnow.brk;
  1569. icount->overrun = cnow.overrun;
  1570. icount->buf_overrun = cnow.buf_overrun;
  1571. icount->parity = cnow.parity;
  1572. icount->rx = cnow.rx;
  1573. icount->tx = cnow.tx;
  1574. icount->cts = cnow.cts;
  1575. icount->dsr = cnow.dsr;
  1576. icount->rng = cnow.rng;
  1577. icount->dcd = cnow.dcd;
  1578. return 0;
  1579. }
  1580. static void mxser_stoprx(struct tty_struct *tty)
  1581. {
  1582. struct mxser_port *info = tty->driver_data;
  1583. info->ldisc_stop_rx = 1;
  1584. if (I_IXOFF(tty)) {
  1585. if (info->board->chip_flag) {
  1586. info->IER &= ~MOXA_MUST_RECV_ISR;
  1587. outb(info->IER, info->ioaddr + UART_IER);
  1588. } else {
  1589. info->x_char = STOP_CHAR(tty);
  1590. outb(0, info->ioaddr + UART_IER);
  1591. info->IER |= UART_IER_THRI;
  1592. outb(info->IER, info->ioaddr + UART_IER);
  1593. }
  1594. }
  1595. if (C_CRTSCTS(tty)) {
  1596. info->MCR &= ~UART_MCR_RTS;
  1597. outb(info->MCR, info->ioaddr + UART_MCR);
  1598. }
  1599. }
  1600. /*
  1601. * This routine is called by the upper-layer tty layer to signal that
  1602. * incoming characters should be throttled.
  1603. */
  1604. static void mxser_throttle(struct tty_struct *tty)
  1605. {
  1606. mxser_stoprx(tty);
  1607. }
  1608. static void mxser_unthrottle(struct tty_struct *tty)
  1609. {
  1610. struct mxser_port *info = tty->driver_data;
  1611. /* startrx */
  1612. info->ldisc_stop_rx = 0;
  1613. if (I_IXOFF(tty)) {
  1614. if (info->x_char)
  1615. info->x_char = 0;
  1616. else {
  1617. if (info->board->chip_flag) {
  1618. info->IER |= MOXA_MUST_RECV_ISR;
  1619. outb(info->IER, info->ioaddr + UART_IER);
  1620. } else {
  1621. info->x_char = START_CHAR(tty);
  1622. outb(0, info->ioaddr + UART_IER);
  1623. info->IER |= UART_IER_THRI;
  1624. outb(info->IER, info->ioaddr + UART_IER);
  1625. }
  1626. }
  1627. }
  1628. if (C_CRTSCTS(tty)) {
  1629. info->MCR |= UART_MCR_RTS;
  1630. outb(info->MCR, info->ioaddr + UART_MCR);
  1631. }
  1632. }
  1633. /*
  1634. * mxser_stop() and mxser_start()
  1635. *
  1636. * This routines are called before setting or resetting tty->stopped.
  1637. * They enable or disable transmitter interrupts, as necessary.
  1638. */
  1639. static void mxser_stop(struct tty_struct *tty)
  1640. {
  1641. struct mxser_port *info = tty->driver_data;
  1642. unsigned long flags;
  1643. spin_lock_irqsave(&info->slock, flags);
  1644. if (info->IER & UART_IER_THRI) {
  1645. info->IER &= ~UART_IER_THRI;
  1646. outb(info->IER, info->ioaddr + UART_IER);
  1647. }
  1648. spin_unlock_irqrestore(&info->slock, flags);
  1649. }
  1650. static void mxser_start(struct tty_struct *tty)
  1651. {
  1652. struct mxser_port *info = tty->driver_data;
  1653. unsigned long flags;
  1654. spin_lock_irqsave(&info->slock, flags);
  1655. if (info->xmit_cnt && info->port.xmit_buf) {
  1656. outb(info->IER & ~UART_IER_THRI, info->ioaddr + UART_IER);
  1657. info->IER |= UART_IER_THRI;
  1658. outb(info->IER, info->ioaddr + UART_IER);
  1659. }
  1660. spin_unlock_irqrestore(&info->slock, flags);
  1661. }
  1662. static void mxser_set_termios(struct tty_struct *tty, struct ktermios *old_termios)
  1663. {
  1664. struct mxser_port *info = tty->driver_data;
  1665. unsigned long flags;
  1666. spin_lock_irqsave(&info->slock, flags);
  1667. mxser_change_speed(tty);
  1668. spin_unlock_irq