/drivers/net/ethernet/broadcom/tg3.h
http://github.com/mirrors/linux · C Header · 3449 lines · 2947 code · 256 blank · 246 comment · 47 complexity · f204653c23c1fa04b519a2c819e16e2a MD5 · raw file
Large files are truncated click here to view the full file
- /* SPDX-License-Identifier: GPL-2.0 */
- /* $Id: tg3.h,v 1.37.2.32 2002/03/11 12:18:18 davem Exp $
- * tg3.h: Definitions for Broadcom Tigon3 ethernet driver.
- *
- * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)
- * Copyright (C) 2001 Jeff Garzik (jgarzik@pobox.com)
- * Copyright (C) 2004 Sun Microsystems Inc.
- * Copyright (C) 2007-2016 Broadcom Corporation.
- * Copyright (C) 2016-2017 Broadcom Limited.
- * Copyright (C) 2018 Broadcom. All Rights Reserved. The term "Broadcom"
- * refers to Broadcom Inc. and/or its subsidiaries.
- */
- #ifndef _T3_H
- #define _T3_H
- #define TG3_64BIT_REG_HIGH 0x00UL
- #define TG3_64BIT_REG_LOW 0x04UL
- /* Descriptor block info. */
- #define TG3_BDINFO_HOST_ADDR 0x0UL /* 64-bit */
- #define TG3_BDINFO_MAXLEN_FLAGS 0x8UL /* 32-bit */
- #define BDINFO_FLAGS_USE_EXT_RECV 0x00000001 /* ext rx_buffer_desc */
- #define BDINFO_FLAGS_DISABLED 0x00000002
- #define BDINFO_FLAGS_MAXLEN_MASK 0xffff0000
- #define BDINFO_FLAGS_MAXLEN_SHIFT 16
- #define TG3_BDINFO_NIC_ADDR 0xcUL /* 32-bit */
- #define TG3_BDINFO_SIZE 0x10UL
- #define TG3_RX_STD_MAX_SIZE_5700 512
- #define TG3_RX_STD_MAX_SIZE_5717 2048
- #define TG3_RX_JMB_MAX_SIZE_5700 256
- #define TG3_RX_JMB_MAX_SIZE_5717 1024
- #define TG3_RX_RET_MAX_SIZE_5700 1024
- #define TG3_RX_RET_MAX_SIZE_5705 512
- #define TG3_RX_RET_MAX_SIZE_5717 4096
- #define TG3_RSS_INDIR_TBL_SIZE 128
- /* First 256 bytes are a mirror of PCI config space. */
- #define TG3PCI_VENDOR 0x00000000
- #define TG3PCI_VENDOR_BROADCOM 0x14e4
- #define TG3PCI_DEVICE 0x00000002
- #define TG3PCI_DEVICE_TIGON3_1 0x1644 /* BCM5700 */
- #define TG3PCI_DEVICE_TIGON3_2 0x1645 /* BCM5701 */
- #define TG3PCI_DEVICE_TIGON3_3 0x1646 /* BCM5702 */
- #define TG3PCI_DEVICE_TIGON3_4 0x1647 /* BCM5703 */
- #define TG3PCI_DEVICE_TIGON3_5761S 0x1688
- #define TG3PCI_DEVICE_TIGON3_5761SE 0x1689
- #define TG3PCI_DEVICE_TIGON3_57780 0x1692
- #define TG3PCI_DEVICE_TIGON3_5787M 0x1693
- #define TG3PCI_DEVICE_TIGON3_57760 0x1690
- #define TG3PCI_DEVICE_TIGON3_57790 0x1694
- #define TG3PCI_DEVICE_TIGON3_57788 0x1691
- #define TG3PCI_DEVICE_TIGON3_5785_G 0x1699 /* GPHY */
- #define TG3PCI_DEVICE_TIGON3_5785_F 0x16a0 /* 10/100 only */
- #define TG3PCI_DEVICE_TIGON3_5717 0x1655
- #define TG3PCI_DEVICE_TIGON3_5717_C 0x1665
- #define TG3PCI_DEVICE_TIGON3_5718 0x1656
- #define TG3PCI_DEVICE_TIGON3_57781 0x16b1
- #define TG3PCI_DEVICE_TIGON3_57785 0x16b5
- #define TG3PCI_DEVICE_TIGON3_57761 0x16b0
- #define TG3PCI_DEVICE_TIGON3_57765 0x16b4
- #define TG3PCI_DEVICE_TIGON3_57791 0x16b2
- #define TG3PCI_DEVICE_TIGON3_57795 0x16b6
- #define TG3PCI_DEVICE_TIGON3_5719 0x1657
- #define TG3PCI_DEVICE_TIGON3_5720 0x165f
- #define TG3PCI_DEVICE_TIGON3_57762 0x1682
- #define TG3PCI_DEVICE_TIGON3_57766 0x1686
- #define TG3PCI_DEVICE_TIGON3_57786 0x16b3
- #define TG3PCI_DEVICE_TIGON3_57782 0x16b7
- #define TG3PCI_DEVICE_TIGON3_5762 0x1687
- #define TG3PCI_DEVICE_TIGON3_5725 0x1643
- #define TG3PCI_DEVICE_TIGON3_5727 0x16f3
- #define TG3PCI_DEVICE_TIGON3_57764 0x1642
- #define TG3PCI_DEVICE_TIGON3_57767 0x1683
- #define TG3PCI_DEVICE_TIGON3_57787 0x1641
- /* 0x04 --> 0x2c unused */
- #define TG3PCI_SUBVENDOR_ID_BROADCOM PCI_VENDOR_ID_BROADCOM
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95700A6 0x1644
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95701A5 0x0001
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95700T6 0x0002
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95700A9 0x0003
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95701T1 0x0005
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95701T8 0x0006
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95701A7 0x0007
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95701A10 0x0008
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95701A12 0x8008
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX1 0x0009
- #define TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX2 0x8009
- #define TG3PCI_SUBVENDOR_ID_3COM PCI_VENDOR_ID_3COM
- #define TG3PCI_SUBDEVICE_ID_3COM_3C996T 0x1000
- #define TG3PCI_SUBDEVICE_ID_3COM_3C996BT 0x1006
- #define TG3PCI_SUBDEVICE_ID_3COM_3C996SX 0x1004
- #define TG3PCI_SUBDEVICE_ID_3COM_3C1000T 0x1007
- #define TG3PCI_SUBDEVICE_ID_3COM_3C940BR01 0x1008
- #define TG3PCI_SUBVENDOR_ID_DELL PCI_VENDOR_ID_DELL
- #define TG3PCI_SUBDEVICE_ID_DELL_VIPER 0x00d1
- #define TG3PCI_SUBDEVICE_ID_DELL_JAGUAR 0x0106
- #define TG3PCI_SUBDEVICE_ID_DELL_MERLOT 0x0109
- #define TG3PCI_SUBDEVICE_ID_DELL_SLIM_MERLOT 0x010a
- #define TG3PCI_SUBDEVICE_ID_DELL_5762 0x07f0
- #define TG3PCI_SUBVENDOR_ID_COMPAQ PCI_VENDOR_ID_COMPAQ
- #define TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE 0x007c
- #define TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE_2 0x009a
- #define TG3PCI_SUBDEVICE_ID_COMPAQ_CHANGELING 0x007d
- #define TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780 0x0085
- #define TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780_2 0x0099
- #define TG3PCI_SUBVENDOR_ID_IBM PCI_VENDOR_ID_IBM
- #define TG3PCI_SUBDEVICE_ID_IBM_5703SAX2 0x0281
- #define TG3PCI_SUBDEVICE_ID_ACER_57780_A 0x0601
- #define TG3PCI_SUBDEVICE_ID_ACER_57780_B 0x0612
- #define TG3PCI_SUBDEVICE_ID_LENOVO_5787M 0x3056
- /* 0x30 --> 0x64 unused */
- #define TG3PCI_MSI_DATA 0x00000064
- /* 0x66 --> 0x68 unused */
- #define TG3PCI_MISC_HOST_CTRL 0x00000068
- #define MISC_HOST_CTRL_CLEAR_INT 0x00000001
- #define MISC_HOST_CTRL_MASK_PCI_INT 0x00000002
- #define MISC_HOST_CTRL_BYTE_SWAP 0x00000004
- #define MISC_HOST_CTRL_WORD_SWAP 0x00000008
- #define MISC_HOST_CTRL_PCISTATE_RW 0x00000010
- #define MISC_HOST_CTRL_CLKREG_RW 0x00000020
- #define MISC_HOST_CTRL_REGWORD_SWAP 0x00000040
- #define MISC_HOST_CTRL_INDIR_ACCESS 0x00000080
- #define MISC_HOST_CTRL_IRQ_MASK_MODE 0x00000100
- #define MISC_HOST_CTRL_TAGGED_STATUS 0x00000200
- #define MISC_HOST_CTRL_CHIPREV 0xffff0000
- #define MISC_HOST_CTRL_CHIPREV_SHIFT 16
- #define CHIPREV_ID_5700_A0 0x7000
- #define CHIPREV_ID_5700_A1 0x7001
- #define CHIPREV_ID_5700_B0 0x7100
- #define CHIPREV_ID_5700_B1 0x7101
- #define CHIPREV_ID_5700_B3 0x7102
- #define CHIPREV_ID_5700_ALTIMA 0x7104
- #define CHIPREV_ID_5700_C0 0x7200
- #define CHIPREV_ID_5701_A0 0x0000
- #define CHIPREV_ID_5701_B0 0x0100
- #define CHIPREV_ID_5701_B2 0x0102
- #define CHIPREV_ID_5701_B5 0x0105
- #define CHIPREV_ID_5703_A0 0x1000
- #define CHIPREV_ID_5703_A1 0x1001
- #define CHIPREV_ID_5703_A2 0x1002
- #define CHIPREV_ID_5703_A3 0x1003
- #define CHIPREV_ID_5704_A0 0x2000
- #define CHIPREV_ID_5704_A1 0x2001
- #define CHIPREV_ID_5704_A2 0x2002
- #define CHIPREV_ID_5704_A3 0x2003
- #define CHIPREV_ID_5705_A0 0x3000
- #define CHIPREV_ID_5705_A1 0x3001
- #define CHIPREV_ID_5705_A2 0x3002
- #define CHIPREV_ID_5705_A3 0x3003
- #define CHIPREV_ID_5750_A0 0x4000
- #define CHIPREV_ID_5750_A1 0x4001
- #define CHIPREV_ID_5750_A3 0x4003
- #define CHIPREV_ID_5750_C2 0x4202
- #define CHIPREV_ID_5752_A0_HW 0x5000
- #define CHIPREV_ID_5752_A0 0x6000
- #define CHIPREV_ID_5752_A1 0x6001
- #define CHIPREV_ID_5714_A2 0x9002
- #define CHIPREV_ID_5906_A1 0xc001
- #define CHIPREV_ID_57780_A0 0x57780000
- #define CHIPREV_ID_57780_A1 0x57780001
- #define CHIPREV_ID_5717_A0 0x05717000
- #define CHIPREV_ID_5717_C0 0x05717200
- #define CHIPREV_ID_57765_A0 0x57785000
- #define CHIPREV_ID_5719_A0 0x05719000
- #define CHIPREV_ID_5720_A0 0x05720000
- #define CHIPREV_ID_5762_A0 0x05762000
- #define ASIC_REV_5700 0x07
- #define ASIC_REV_5701 0x00
- #define ASIC_REV_5703 0x01
- #define ASIC_REV_5704 0x02
- #define ASIC_REV_5705 0x03
- #define ASIC_REV_5750 0x04
- #define ASIC_REV_5752 0x06
- #define ASIC_REV_5780 0x08
- #define ASIC_REV_5714 0x09
- #define ASIC_REV_5755 0x0a
- #define ASIC_REV_5787 0x0b
- #define ASIC_REV_5906 0x0c
- #define ASIC_REV_USE_PROD_ID_REG 0x0f
- #define ASIC_REV_5784 0x5784
- #define ASIC_REV_5761 0x5761
- #define ASIC_REV_5785 0x5785
- #define ASIC_REV_57780 0x57780
- #define ASIC_REV_5717 0x5717
- #define ASIC_REV_57765 0x57785
- #define ASIC_REV_5719 0x5719
- #define ASIC_REV_5720 0x5720
- #define ASIC_REV_57766 0x57766
- #define ASIC_REV_5762 0x5762
- #define CHIPREV_5700_AX 0x70
- #define CHIPREV_5700_BX 0x71
- #define CHIPREV_5700_CX 0x72
- #define CHIPREV_5701_AX 0x00
- #define CHIPREV_5703_AX 0x10
- #define CHIPREV_5704_AX 0x20
- #define CHIPREV_5704_BX 0x21
- #define CHIPREV_5750_AX 0x40
- #define CHIPREV_5750_BX 0x41
- #define CHIPREV_5784_AX 0x57840
- #define CHIPREV_5761_AX 0x57610
- #define CHIPREV_57765_AX 0x577650
- #define METAL_REV_A0 0x00
- #define METAL_REV_A1 0x01
- #define METAL_REV_B0 0x00
- #define METAL_REV_B1 0x01
- #define METAL_REV_B2 0x02
- #define TG3PCI_DMA_RW_CTRL 0x0000006c
- #define DMA_RWCTRL_DIS_CACHE_ALIGNMENT 0x00000001
- #define DMA_RWCTRL_TAGGED_STAT_WA 0x00000080
- #define DMA_RWCTRL_CRDRDR_RDMA_MRRS_MSK 0x00000380
- #define DMA_RWCTRL_READ_BNDRY_MASK 0x00000700
- #define DMA_RWCTRL_READ_BNDRY_DISAB 0x00000000
- #define DMA_RWCTRL_READ_BNDRY_16 0x00000100
- #define DMA_RWCTRL_READ_BNDRY_128_PCIX 0x00000100
- #define DMA_RWCTRL_READ_BNDRY_32 0x00000200
- #define DMA_RWCTRL_READ_BNDRY_256_PCIX 0x00000200
- #define DMA_RWCTRL_READ_BNDRY_64 0x00000300
- #define DMA_RWCTRL_READ_BNDRY_384_PCIX 0x00000300
- #define DMA_RWCTRL_READ_BNDRY_128 0x00000400
- #define DMA_RWCTRL_READ_BNDRY_256 0x00000500
- #define DMA_RWCTRL_READ_BNDRY_512 0x00000600
- #define DMA_RWCTRL_READ_BNDRY_1024 0x00000700
- #define DMA_RWCTRL_WRITE_BNDRY_MASK 0x00003800
- #define DMA_RWCTRL_WRITE_BNDRY_DISAB 0x00000000
- #define DMA_RWCTRL_WRITE_BNDRY_16 0x00000800
- #define DMA_RWCTRL_WRITE_BNDRY_128_PCIX 0x00000800
- #define DMA_RWCTRL_WRITE_BNDRY_32 0x00001000
- #define DMA_RWCTRL_WRITE_BNDRY_256_PCIX 0x00001000
- #define DMA_RWCTRL_WRITE_BNDRY_64 0x00001800
- #define DMA_RWCTRL_WRITE_BNDRY_384_PCIX 0x00001800
- #define DMA_RWCTRL_WRITE_BNDRY_128 0x00002000
- #define DMA_RWCTRL_WRITE_BNDRY_256 0x00002800
- #define DMA_RWCTRL_WRITE_BNDRY_512 0x00003000
- #define DMA_RWCTRL_WRITE_BNDRY_1024 0x00003800
- #define DMA_RWCTRL_ONE_DMA 0x00004000
- #define DMA_RWCTRL_READ_WATER 0x00070000
- #define DMA_RWCTRL_READ_WATER_SHIFT 16
- #define DMA_RWCTRL_WRITE_WATER 0x00380000
- #define DMA_RWCTRL_WRITE_WATER_SHIFT 19
- #define DMA_RWCTRL_USE_MEM_READ_MULT 0x00400000
- #define DMA_RWCTRL_ASSERT_ALL_BE 0x00800000
- #define DMA_RWCTRL_PCI_READ_CMD 0x0f000000
- #define DMA_RWCTRL_PCI_READ_CMD_SHIFT 24
- #define DMA_RWCTRL_PCI_WRITE_CMD 0xf0000000
- #define DMA_RWCTRL_PCI_WRITE_CMD_SHIFT 28
- #define DMA_RWCTRL_WRITE_BNDRY_64_PCIE 0x10000000
- #define DMA_RWCTRL_WRITE_BNDRY_128_PCIE 0x30000000
- #define DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE 0x70000000
- #define TG3PCI_PCISTATE 0x00000070
- #define PCISTATE_FORCE_RESET 0x00000001
- #define PCISTATE_INT_NOT_ACTIVE 0x00000002
- #define PCISTATE_CONV_PCI_MODE 0x00000004
- #define PCISTATE_BUS_SPEED_HIGH 0x00000008
- #define PCISTATE_BUS_32BIT 0x00000010
- #define PCISTATE_ROM_ENABLE 0x00000020
- #define PCISTATE_ROM_RETRY_ENABLE 0x00000040
- #define PCISTATE_FLAT_VIEW 0x00000100
- #define PCISTATE_RETRY_SAME_DMA 0x00002000
- #define PCISTATE_ALLOW_APE_CTLSPC_WR 0x00010000
- #define PCISTATE_ALLOW_APE_SHMEM_WR 0x00020000
- #define PCISTATE_ALLOW_APE_PSPACE_WR 0x00040000
- #define TG3PCI_CLOCK_CTRL 0x00000074
- #define CLOCK_CTRL_CORECLK_DISABLE 0x00000200
- #define CLOCK_CTRL_RXCLK_DISABLE 0x00000400
- #define CLOCK_CTRL_TXCLK_DISABLE 0x00000800
- #define CLOCK_CTRL_ALTCLK 0x00001000
- #define CLOCK_CTRL_PWRDOWN_PLL133 0x00008000
- #define CLOCK_CTRL_44MHZ_CORE 0x00040000
- #define CLOCK_CTRL_625_CORE 0x00100000
- #define CLOCK_CTRL_FORCE_CLKRUN 0x00200000
- #define CLOCK_CTRL_CLKRUN_OENABLE 0x00400000
- #define CLOCK_CTRL_DELAY_PCI_GRANT 0x80000000
- #define TG3PCI_REG_BASE_ADDR 0x00000078
- #define TG3PCI_MEM_WIN_BASE_ADDR 0x0000007c
- #define TG3PCI_REG_DATA 0x00000080
- #define TG3PCI_MEM_WIN_DATA 0x00000084
- #define TG3PCI_MISC_LOCAL_CTRL 0x00000090
- /* 0x94 --> 0x98 unused */
- #define TG3PCI_STD_RING_PROD_IDX 0x00000098 /* 64-bit */
- #define TG3PCI_RCV_RET_RING_CON_IDX 0x000000a0 /* 64-bit */
- /* 0xa8 --> 0xb8 unused */
- #define TG3PCI_DEV_STATUS_CTRL 0x000000b4
- #define MAX_READ_REQ_SIZE_2048 0x00004000
- #define MAX_READ_REQ_MASK 0x00007000
- #define TG3PCI_DUAL_MAC_CTRL 0x000000b8
- #define DUAL_MAC_CTRL_CH_MASK 0x00000003
- #define DUAL_MAC_CTRL_ID 0x00000004
- #define TG3PCI_PRODID_ASICREV 0x000000bc
- #define PROD_ID_ASIC_REV_MASK 0x0fffffff
- /* 0xc0 --> 0xf4 unused */
- #define TG3PCI_GEN2_PRODID_ASICREV 0x000000f4
- #define TG3PCI_GEN15_PRODID_ASICREV 0x000000fc
- /* 0xf8 --> 0x200 unused */
- #define TG3_CORR_ERR_STAT 0x00000110
- #define TG3_CORR_ERR_STAT_CLEAR 0xffffffff
- /* 0x114 --> 0x200 unused */
- /* Mailbox registers */
- #define MAILBOX_INTERRUPT_0 0x00000200 /* 64-bit */
- #define MAILBOX_INTERRUPT_1 0x00000208 /* 64-bit */
- #define MAILBOX_INTERRUPT_2 0x00000210 /* 64-bit */
- #define MAILBOX_INTERRUPT_3 0x00000218 /* 64-bit */
- #define MAILBOX_GENERAL_0 0x00000220 /* 64-bit */
- #define MAILBOX_GENERAL_1 0x00000228 /* 64-bit */
- #define MAILBOX_GENERAL_2 0x00000230 /* 64-bit */
- #define MAILBOX_GENERAL_3 0x00000238 /* 64-bit */
- #define MAILBOX_GENERAL_4 0x00000240 /* 64-bit */
- #define MAILBOX_GENERAL_5 0x00000248 /* 64-bit */
- #define MAILBOX_GENERAL_6 0x00000250 /* 64-bit */
- #define MAILBOX_GENERAL_7 0x00000258 /* 64-bit */
- #define MAILBOX_RELOAD_STAT 0x00000260 /* 64-bit */
- #define MAILBOX_RCV_STD_PROD_IDX 0x00000268 /* 64-bit */
- #define TG3_RX_STD_PROD_IDX_REG (MAILBOX_RCV_STD_PROD_IDX + \
- TG3_64BIT_REG_LOW)
- #define MAILBOX_RCV_JUMBO_PROD_IDX 0x00000270 /* 64-bit */
- #define TG3_RX_JMB_PROD_IDX_REG (MAILBOX_RCV_JUMBO_PROD_IDX + \
- TG3_64BIT_REG_LOW)
- #define MAILBOX_RCV_MINI_PROD_IDX 0x00000278 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_0 0x00000280 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_1 0x00000288 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_2 0x00000290 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_3 0x00000298 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_4 0x000002a0 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_5 0x000002a8 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_6 0x000002b0 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_7 0x000002b8 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_8 0x000002c0 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_9 0x000002c8 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_10 0x000002d0 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_11 0x000002d8 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_12 0x000002e0 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_13 0x000002e8 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_14 0x000002f0 /* 64-bit */
- #define MAILBOX_RCVRET_CON_IDX_15 0x000002f8 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_0 0x00000300 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_1 0x00000308 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_2 0x00000310 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_3 0x00000318 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_4 0x00000320 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_5 0x00000328 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_6 0x00000330 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_7 0x00000338 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_8 0x00000340 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_9 0x00000348 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_10 0x00000350 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_11 0x00000358 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_12 0x00000360 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_13 0x00000368 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_14 0x00000370 /* 64-bit */
- #define MAILBOX_SNDHOST_PROD_IDX_15 0x00000378 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_0 0x00000380 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_1 0x00000388 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_2 0x00000390 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_3 0x00000398 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_4 0x000003a0 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_5 0x000003a8 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_6 0x000003b0 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_7 0x000003b8 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_8 0x000003c0 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_9 0x000003c8 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_10 0x000003d0 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_11 0x000003d8 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_12 0x000003e0 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_13 0x000003e8 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_14 0x000003f0 /* 64-bit */
- #define MAILBOX_SNDNIC_PROD_IDX_15 0x000003f8 /* 64-bit */
- /* MAC control registers */
- #define MAC_MODE 0x00000400
- #define MAC_MODE_RESET 0x00000001
- #define MAC_MODE_HALF_DUPLEX 0x00000002
- #define MAC_MODE_PORT_MODE_MASK 0x0000000c
- #define MAC_MODE_PORT_MODE_TBI 0x0000000c
- #define MAC_MODE_PORT_MODE_GMII 0x00000008
- #define MAC_MODE_PORT_MODE_MII 0x00000004
- #define MAC_MODE_PORT_MODE_NONE 0x00000000
- #define MAC_MODE_PORT_INT_LPBACK 0x00000010
- #define MAC_MODE_TAGGED_MAC_CTRL 0x00000080
- #define MAC_MODE_TX_BURSTING 0x00000100
- #define MAC_MODE_MAX_DEFER 0x00000200
- #define MAC_MODE_LINK_POLARITY 0x00000400
- #define MAC_MODE_RXSTAT_ENABLE 0x00000800
- #define MAC_MODE_RXSTAT_CLEAR 0x00001000
- #define MAC_MODE_RXSTAT_FLUSH 0x00002000
- #define MAC_MODE_TXSTAT_ENABLE 0x00004000
- #define MAC_MODE_TXSTAT_CLEAR 0x00008000
- #define MAC_MODE_TXSTAT_FLUSH 0x00010000
- #define MAC_MODE_SEND_CONFIGS 0x00020000
- #define MAC_MODE_MAGIC_PKT_ENABLE 0x00040000
- #define MAC_MODE_ACPI_ENABLE 0x00080000
- #define MAC_MODE_MIP_ENABLE 0x00100000
- #define MAC_MODE_TDE_ENABLE 0x00200000
- #define MAC_MODE_RDE_ENABLE 0x00400000
- #define MAC_MODE_FHDE_ENABLE 0x00800000
- #define MAC_MODE_KEEP_FRAME_IN_WOL 0x01000000
- #define MAC_MODE_APE_RX_EN 0x08000000
- #define MAC_MODE_APE_TX_EN 0x10000000
- #define MAC_STATUS 0x00000404
- #define MAC_STATUS_PCS_SYNCED 0x00000001
- #define MAC_STATUS_SIGNAL_DET 0x00000002
- #define MAC_STATUS_RCVD_CFG 0x00000004
- #define MAC_STATUS_CFG_CHANGED 0x00000008
- #define MAC_STATUS_SYNC_CHANGED 0x00000010
- #define MAC_STATUS_PORT_DEC_ERR 0x00000400
- #define MAC_STATUS_LNKSTATE_CHANGED 0x00001000
- #define MAC_STATUS_MI_COMPLETION 0x00400000
- #define MAC_STATUS_MI_INTERRUPT 0x00800000
- #define MAC_STATUS_AP_ERROR 0x01000000
- #define MAC_STATUS_ODI_ERROR 0x02000000
- #define MAC_STATUS_RXSTAT_OVERRUN 0x04000000
- #define MAC_STATUS_TXSTAT_OVERRUN 0x08000000
- #define MAC_EVENT 0x00000408
- #define MAC_EVENT_PORT_DECODE_ERR 0x00000400
- #define MAC_EVENT_LNKSTATE_CHANGED 0x00001000
- #define MAC_EVENT_MI_COMPLETION 0x00400000
- #define MAC_EVENT_MI_INTERRUPT 0x00800000
- #define MAC_EVENT_AP_ERROR 0x01000000
- #define MAC_EVENT_ODI_ERROR 0x02000000
- #define MAC_EVENT_RXSTAT_OVERRUN 0x04000000
- #define MAC_EVENT_TXSTAT_OVERRUN 0x08000000
- #define MAC_LED_CTRL 0x0000040c
- #define LED_CTRL_LNKLED_OVERRIDE 0x00000001
- #define LED_CTRL_1000MBPS_ON 0x00000002
- #define LED_CTRL_100MBPS_ON 0x00000004
- #define LED_CTRL_10MBPS_ON 0x00000008
- #define LED_CTRL_TRAFFIC_OVERRIDE 0x00000010
- #define LED_CTRL_TRAFFIC_BLINK 0x00000020
- #define LED_CTRL_TRAFFIC_LED 0x00000040
- #define LED_CTRL_1000MBPS_STATUS 0x00000080
- #define LED_CTRL_100MBPS_STATUS 0x00000100
- #define LED_CTRL_10MBPS_STATUS 0x00000200
- #define LED_CTRL_TRAFFIC_STATUS 0x00000400
- #define LED_CTRL_MODE_MAC 0x00000000
- #define LED_CTRL_MODE_PHY_1 0x00000800
- #define LED_CTRL_MODE_PHY_2 0x00001000
- #define LED_CTRL_MODE_SHASTA_MAC 0x00002000
- #define LED_CTRL_MODE_SHARED 0x00004000
- #define LED_CTRL_MODE_COMBO 0x00008000
- #define LED_CTRL_BLINK_RATE_MASK 0x7ff80000
- #define LED_CTRL_BLINK_RATE_SHIFT 19
- #define LED_CTRL_BLINK_PER_OVERRIDE 0x00080000
- #define LED_CTRL_BLINK_RATE_OVERRIDE 0x80000000
- #define MAC_ADDR_0_HIGH 0x00000410 /* upper 2 bytes */
- #define MAC_ADDR_0_LOW 0x00000414 /* lower 4 bytes */
- #define MAC_ADDR_1_HIGH 0x00000418 /* upper 2 bytes */
- #define MAC_ADDR_1_LOW 0x0000041c /* lower 4 bytes */
- #define MAC_ADDR_2_HIGH 0x00000420 /* upper 2 bytes */
- #define MAC_ADDR_2_LOW 0x00000424 /* lower 4 bytes */
- #define MAC_ADDR_3_HIGH 0x00000428 /* upper 2 bytes */
- #define MAC_ADDR_3_LOW 0x0000042c /* lower 4 bytes */
- #define MAC_ACPI_MBUF_PTR 0x00000430
- #define MAC_ACPI_LEN_OFFSET 0x00000434
- #define ACPI_LENOFF_LEN_MASK 0x0000ffff
- #define ACPI_LENOFF_LEN_SHIFT 0
- #define ACPI_LENOFF_OFF_MASK 0x0fff0000
- #define ACPI_LENOFF_OFF_SHIFT 16
- #define MAC_TX_BACKOFF_SEED 0x00000438
- #define TX_BACKOFF_SEED_MASK 0x000003ff
- #define MAC_RX_MTU_SIZE 0x0000043c
- #define RX_MTU_SIZE_MASK 0x0000ffff
- #define MAC_PCS_TEST 0x00000440
- #define PCS_TEST_PATTERN_MASK 0x000fffff
- #define PCS_TEST_PATTERN_SHIFT 0
- #define PCS_TEST_ENABLE 0x00100000
- #define MAC_TX_AUTO_NEG 0x00000444
- #define TX_AUTO_NEG_MASK 0x0000ffff
- #define TX_AUTO_NEG_SHIFT 0
- #define MAC_RX_AUTO_NEG 0x00000448
- #define RX_AUTO_NEG_MASK 0x0000ffff
- #define RX_AUTO_NEG_SHIFT 0
- #define MAC_MI_COM 0x0000044c
- #define MI_COM_CMD_MASK 0x0c000000
- #define MI_COM_CMD_WRITE 0x04000000
- #define MI_COM_CMD_READ 0x08000000
- #define MI_COM_READ_FAILED 0x10000000
- #define MI_COM_START 0x20000000
- #define MI_COM_BUSY 0x20000000
- #define MI_COM_PHY_ADDR_MASK 0x03e00000
- #define MI_COM_PHY_ADDR_SHIFT 21
- #define MI_COM_REG_ADDR_MASK 0x001f0000
- #define MI_COM_REG_ADDR_SHIFT 16
- #define MI_COM_DATA_MASK 0x0000ffff
- #define MAC_MI_STAT 0x00000450
- #define MAC_MI_STAT_LNKSTAT_ATTN_ENAB 0x00000001
- #define MAC_MI_STAT_10MBPS_MODE 0x00000002
- #define MAC_MI_MODE 0x00000454
- #define MAC_MI_MODE_CLK_10MHZ 0x00000001
- #define MAC_MI_MODE_SHORT_PREAMBLE 0x00000002
- #define MAC_MI_MODE_AUTO_POLL 0x00000010
- #define MAC_MI_MODE_500KHZ_CONST 0x00008000
- #define MAC_MI_MODE_BASE 0x000c0000 /* XXX magic values XXX */
- #define MAC_AUTO_POLL_STATUS 0x00000458
- #define MAC_AUTO_POLL_ERROR 0x00000001
- #define MAC_TX_MODE 0x0000045c
- #define TX_MODE_RESET 0x00000001
- #define TX_MODE_ENABLE 0x00000002
- #define TX_MODE_FLOW_CTRL_ENABLE 0x00000010
- #define TX_MODE_BIG_BCKOFF_ENABLE 0x00000020
- #define TX_MODE_LONG_PAUSE_ENABLE 0x00000040
- #define TX_MODE_MBUF_LOCKUP_FIX 0x00000100
- #define TX_MODE_JMB_FRM_LEN 0x00400000
- #define TX_MODE_CNT_DN_MODE 0x00800000
- #define MAC_TX_STATUS 0x00000460
- #define TX_STATUS_XOFFED 0x00000001
- #define TX_STATUS_SENT_XOFF 0x00000002
- #define TX_STATUS_SENT_XON 0x00000004
- #define TX_STATUS_LINK_UP 0x00000008
- #define TX_STATUS_ODI_UNDERRUN 0x00000010
- #define TX_STATUS_ODI_OVERRUN 0x00000020
- #define MAC_TX_LENGTHS 0x00000464
- #define TX_LENGTHS_SLOT_TIME_MASK 0x000000ff
- #define TX_LENGTHS_SLOT_TIME_SHIFT 0
- #define TX_LENGTHS_IPG_MASK 0x00000f00
- #define TX_LENGTHS_IPG_SHIFT 8
- #define TX_LENGTHS_IPG_CRS_MASK 0x00003000
- #define TX_LENGTHS_IPG_CRS_SHIFT 12
- #define TX_LENGTHS_JMB_FRM_LEN_MSK 0x00ff0000
- #define TX_LENGTHS_CNT_DWN_VAL_MSK 0xff000000
- #define MAC_RX_MODE 0x00000468
- #define RX_MODE_RESET 0x00000001
- #define RX_MODE_ENABLE 0x00000002
- #define RX_MODE_FLOW_CTRL_ENABLE 0x00000004
- #define RX_MODE_KEEP_MAC_CTRL 0x00000008
- #define RX_MODE_KEEP_PAUSE 0x00000010
- #define RX_MODE_ACCEPT_OVERSIZED 0x00000020
- #define RX_MODE_ACCEPT_RUNTS 0x00000040
- #define RX_MODE_LEN_CHECK 0x00000080
- #define RX_MODE_PROMISC 0x00000100
- #define RX_MODE_NO_CRC_CHECK 0x00000200
- #define RX_MODE_KEEP_VLAN_TAG 0x00000400
- #define RX_MODE_RSS_IPV4_HASH_EN 0x00010000
- #define RX_MODE_RSS_TCP_IPV4_HASH_EN 0x00020000
- #define RX_MODE_RSS_IPV6_HASH_EN 0x00040000
- #define RX_MODE_RSS_TCP_IPV6_HASH_EN 0x00080000
- #define RX_MODE_RSS_ITBL_HASH_BITS_7 0x00700000
- #define RX_MODE_RSS_ENABLE 0x00800000
- #define RX_MODE_IPV6_CSUM_ENABLE 0x01000000
- #define RX_MODE_IPV4_FRAG_FIX 0x02000000
- #define MAC_RX_STATUS 0x0000046c
- #define RX_STATUS_REMOTE_TX_XOFFED 0x00000001
- #define RX_STATUS_XOFF_RCVD 0x00000002
- #define RX_STATUS_XON_RCVD 0x00000004
- #define MAC_HASH_REG_0 0x00000470
- #define MAC_HASH_REG_1 0x00000474
- #define MAC_HASH_REG_2 0x00000478
- #define MAC_HASH_REG_3 0x0000047c
- #define MAC_RCV_RULE_0 0x00000480
- #define MAC_RCV_VALUE_0 0x00000484
- #define MAC_RCV_RULE_1 0x00000488
- #define MAC_RCV_VALUE_1 0x0000048c
- #define MAC_RCV_RULE_2 0x00000490
- #define MAC_RCV_VALUE_2 0x00000494
- #define MAC_RCV_RULE_3 0x00000498
- #define MAC_RCV_VALUE_3 0x0000049c
- #define MAC_RCV_RULE_4 0x000004a0
- #define MAC_RCV_VALUE_4 0x000004a4
- #define MAC_RCV_RULE_5 0x000004a8
- #define MAC_RCV_VALUE_5 0x000004ac
- #define MAC_RCV_RULE_6 0x000004b0
- #define MAC_RCV_VALUE_6 0x000004b4
- #define MAC_RCV_RULE_7 0x000004b8
- #define MAC_RCV_VALUE_7 0x000004bc
- #define MAC_RCV_RULE_8 0x000004c0
- #define MAC_RCV_VALUE_8 0x000004c4
- #define MAC_RCV_RULE_9 0x000004c8
- #define MAC_RCV_VALUE_9 0x000004cc
- #define MAC_RCV_RULE_10 0x000004d0
- #define MAC_RCV_VALUE_10 0x000004d4
- #define MAC_RCV_RULE_11 0x000004d8
- #define MAC_RCV_VALUE_11 0x000004dc
- #define MAC_RCV_RULE_12 0x000004e0
- #define MAC_RCV_VALUE_12 0x000004e4
- #define MAC_RCV_RULE_13 0x000004e8
- #define MAC_RCV_VALUE_13 0x000004ec
- #define MAC_RCV_RULE_14 0x000004f0
- #define MAC_RCV_VALUE_14 0x000004f4
- #define MAC_RCV_RULE_15 0x000004f8
- #define MAC_RCV_VALUE_15 0x000004fc
- #define RCV_RULE_DISABLE_MASK 0x7fffffff
- #define MAC_RCV_RULE_CFG 0x00000500
- #define RCV_RULE_CFG_DEFAULT_CLASS 0x00000008
- #define MAC_LOW_WMARK_MAX_RX_FRAME 0x00000504
- /* 0x508 --> 0x520 unused */
- #define MAC_HASHREGU_0 0x00000520
- #define MAC_HASHREGU_1 0x00000524
- #define MAC_HASHREGU_2 0x00000528
- #define MAC_HASHREGU_3 0x0000052c
- #define MAC_EXTADDR_0_HIGH 0x00000530
- #define MAC_EXTADDR_0_LOW 0x00000534
- #define MAC_EXTADDR_1_HIGH 0x00000538
- #define MAC_EXTADDR_1_LOW 0x0000053c
- #define MAC_EXTADDR_2_HIGH 0x00000540
- #define MAC_EXTADDR_2_LOW 0x00000544
- #define MAC_EXTADDR_3_HIGH 0x00000548
- #define MAC_EXTADDR_3_LOW 0x0000054c
- #define MAC_EXTADDR_4_HIGH 0x00000550
- #define MAC_EXTADDR_4_LOW 0x00000554
- #define MAC_EXTADDR_5_HIGH 0x00000558
- #define MAC_EXTADDR_5_LOW 0x0000055c
- #define MAC_EXTADDR_6_HIGH 0x00000560
- #define MAC_EXTADDR_6_LOW 0x00000564
- #define MAC_EXTADDR_7_HIGH 0x00000568
- #define MAC_EXTADDR_7_LOW 0x0000056c
- #define MAC_EXTADDR_8_HIGH 0x00000570
- #define MAC_EXTADDR_8_LOW 0x00000574
- #define MAC_EXTADDR_9_HIGH 0x00000578
- #define MAC_EXTADDR_9_LOW 0x0000057c
- #define MAC_EXTADDR_10_HIGH 0x00000580
- #define MAC_EXTADDR_10_LOW 0x00000584
- #define MAC_EXTADDR_11_HIGH 0x00000588
- #define MAC_EXTADDR_11_LOW 0x0000058c
- #define MAC_SERDES_CFG 0x00000590
- #define MAC_SERDES_CFG_EDGE_SELECT 0x00001000
- #define MAC_SERDES_STAT 0x00000594
- /* 0x598 --> 0x5a0 unused */
- #define MAC_PHYCFG1 0x000005a0
- #define MAC_PHYCFG1_RGMII_INT 0x00000001
- #define MAC_PHYCFG1_RXCLK_TO_MASK 0x00001ff0
- #define MAC_PHYCFG1_RXCLK_TIMEOUT 0x00001000
- #define MAC_PHYCFG1_TXCLK_TO_MASK 0x01ff0000
- #define MAC_PHYCFG1_TXCLK_TIMEOUT 0x01000000
- #define MAC_PHYCFG1_RGMII_EXT_RX_DEC 0x02000000
- #define MAC_PHYCFG1_RGMII_SND_STAT_EN 0x04000000
- #define MAC_PHYCFG1_TXC_DRV 0x20000000
- #define MAC_PHYCFG2 0x000005a4
- #define MAC_PHYCFG2_INBAND_ENABLE 0x00000001
- #define MAC_PHYCFG2_EMODE_MASK_MASK 0x000001c0
- #define MAC_PHYCFG2_EMODE_MASK_AC131 0x000000c0
- #define MAC_PHYCFG2_EMODE_MASK_50610 0x00000100
- #define MAC_PHYCFG2_EMODE_MASK_RT8211 0x00000000
- #define MAC_PHYCFG2_EMODE_MASK_RT8201 0x000001c0
- #define MAC_PHYCFG2_EMODE_COMP_MASK 0x00000e00
- #define MAC_PHYCFG2_EMODE_COMP_AC131 0x00000600
- #define MAC_PHYCFG2_EMODE_COMP_50610 0x00000400
- #define MAC_PHYCFG2_EMODE_COMP_RT8211 0x00000800
- #define MAC_PHYCFG2_EMODE_COMP_RT8201 0x00000000
- #define MAC_PHYCFG2_FMODE_MASK_MASK 0x00007000
- #define MAC_PHYCFG2_FMODE_MASK_AC131 0x00006000
- #define MAC_PHYCFG2_FMODE_MASK_50610 0x00004000
- #define MAC_PHYCFG2_FMODE_MASK_RT8211 0x00000000
- #define MAC_PHYCFG2_FMODE_MASK_RT8201 0x00007000
- #define MAC_PHYCFG2_FMODE_COMP_MASK 0x00038000
- #define MAC_PHYCFG2_FMODE_COMP_AC131 0x00030000
- #define MAC_PHYCFG2_FMODE_COMP_50610 0x00008000
- #define MAC_PHYCFG2_FMODE_COMP_RT8211 0x00038000
- #define MAC_PHYCFG2_FMODE_COMP_RT8201 0x00000000
- #define MAC_PHYCFG2_GMODE_MASK_MASK 0x001c0000
- #define MAC_PHYCFG2_GMODE_MASK_AC131 0x001c0000
- #define MAC_PHYCFG2_GMODE_MASK_50610 0x00100000
- #define MAC_PHYCFG2_GMODE_MASK_RT8211 0x00000000
- #define MAC_PHYCFG2_GMODE_MASK_RT8201 0x001c0000
- #define MAC_PHYCFG2_GMODE_COMP_MASK 0x00e00000
- #define MAC_PHYCFG2_GMODE_COMP_AC131 0x00e00000
- #define MAC_PHYCFG2_GMODE_COMP_50610 0x00000000
- #define MAC_PHYCFG2_GMODE_COMP_RT8211 0x00200000
- #define MAC_PHYCFG2_GMODE_COMP_RT8201 0x00000000
- #define MAC_PHYCFG2_ACT_MASK_MASK 0x03000000
- #define MAC_PHYCFG2_ACT_MASK_AC131 0x03000000
- #define MAC_PHYCFG2_ACT_MASK_50610 0x01000000
- #define MAC_PHYCFG2_ACT_MASK_RT8211 0x03000000
- #define MAC_PHYCFG2_ACT_MASK_RT8201 0x01000000
- #define MAC_PHYCFG2_ACT_COMP_MASK 0x0c000000
- #define MAC_PHYCFG2_ACT_COMP_AC131 0x00000000
- #define MAC_PHYCFG2_ACT_COMP_50610 0x00000000
- #define MAC_PHYCFG2_ACT_COMP_RT8211 0x00000000
- #define MAC_PHYCFG2_ACT_COMP_RT8201 0x08000000
- #define MAC_PHYCFG2_QUAL_MASK_MASK 0x30000000
- #define MAC_PHYCFG2_QUAL_MASK_AC131 0x30000000
- #define MAC_PHYCFG2_QUAL_MASK_50610 0x30000000
- #define MAC_PHYCFG2_QUAL_MASK_RT8211 0x30000000
- #define MAC_PHYCFG2_QUAL_MASK_RT8201 0x30000000
- #define MAC_PHYCFG2_QUAL_COMP_MASK 0xc0000000
- #define MAC_PHYCFG2_QUAL_COMP_AC131 0x00000000
- #define MAC_PHYCFG2_QUAL_COMP_50610 0x00000000
- #define MAC_PHYCFG2_QUAL_COMP_RT8211 0x00000000
- #define MAC_PHYCFG2_QUAL_COMP_RT8201 0x00000000
- #define MAC_PHYCFG2_50610_LED_MODES \
- (MAC_PHYCFG2_EMODE_MASK_50610 | \
- MAC_PHYCFG2_EMODE_COMP_50610 | \
- MAC_PHYCFG2_FMODE_MASK_50610 | \
- MAC_PHYCFG2_FMODE_COMP_50610 | \
- MAC_PHYCFG2_GMODE_MASK_50610 | \
- MAC_PHYCFG2_GMODE_COMP_50610 | \
- MAC_PHYCFG2_ACT_MASK_50610 | \
- MAC_PHYCFG2_ACT_COMP_50610 | \
- MAC_PHYCFG2_QUAL_MASK_50610 | \
- MAC_PHYCFG2_QUAL_COMP_50610)
- #define MAC_PHYCFG2_AC131_LED_MODES \
- (MAC_PHYCFG2_EMODE_MASK_AC131 | \
- MAC_PHYCFG2_EMODE_COMP_AC131 | \
- MAC_PHYCFG2_FMODE_MASK_AC131 | \
- MAC_PHYCFG2_FMODE_COMP_AC131 | \
- MAC_PHYCFG2_GMODE_MASK_AC131 | \
- MAC_PHYCFG2_GMODE_COMP_AC131 | \
- MAC_PHYCFG2_ACT_MASK_AC131 | \
- MAC_PHYCFG2_ACT_COMP_AC131 | \
- MAC_PHYCFG2_QUAL_MASK_AC131 | \
- MAC_PHYCFG2_QUAL_COMP_AC131)
- #define MAC_PHYCFG2_RTL8211C_LED_MODES \
- (MAC_PHYCFG2_EMODE_MASK_RT8211 | \
- MAC_PHYCFG2_EMODE_COMP_RT8211 | \
- MAC_PHYCFG2_FMODE_MASK_RT8211 | \
- MAC_PHYCFG2_FMODE_COMP_RT8211 | \
- MAC_PHYCFG2_GMODE_MASK_RT8211 | \
- MAC_PHYCFG2_GMODE_COMP_RT8211 | \
- MAC_PHYCFG2_ACT_MASK_RT8211 | \
- MAC_PHYCFG2_ACT_COMP_RT8211 | \
- MAC_PHYCFG2_QUAL_MASK_RT8211 | \
- MAC_PHYCFG2_QUAL_COMP_RT8211)
- #define MAC_PHYCFG2_RTL8201E_LED_MODES \
- (MAC_PHYCFG2_EMODE_MASK_RT8201 | \
- MAC_PHYCFG2_EMODE_COMP_RT8201 | \
- MAC_PHYCFG2_FMODE_MASK_RT8201 | \
- MAC_PHYCFG2_FMODE_COMP_RT8201 | \
- MAC_PHYCFG2_GMODE_MASK_RT8201 | \
- MAC_PHYCFG2_GMODE_COMP_RT8201 | \
- MAC_PHYCFG2_ACT_MASK_RT8201 | \
- MAC_PHYCFG2_ACT_COMP_RT8201 | \
- MAC_PHYCFG2_QUAL_MASK_RT8201 | \
- MAC_PHYCFG2_QUAL_COMP_RT8201)
- #define MAC_EXT_RGMII_MODE 0x000005a8
- #define MAC_RGMII_MODE_TX_ENABLE 0x00000001
- #define MAC_RGMII_MODE_TX_LOWPWR 0x00000002
- #define MAC_RGMII_MODE_TX_RESET 0x00000004
- #define MAC_RGMII_MODE_RX_INT_B 0x00000100
- #define MAC_RGMII_MODE_RX_QUALITY 0x00000200
- #define MAC_RGMII_MODE_RX_ACTIVITY 0x00000400
- #define MAC_RGMII_MODE_RX_ENG_DET 0x00000800
- /* 0x5ac --> 0x5b0 unused */
- #define SERDES_RX_CTRL 0x000005b0 /* 5780/5714 only */
- #define SERDES_RX_SIG_DETECT 0x00000400
- #define SG_DIG_CTRL 0x000005b0
- #define SG_DIG_USING_HW_AUTONEG 0x80000000
- #define SG_DIG_SOFT_RESET 0x40000000
- #define SG_DIG_DISABLE_LINKRDY 0x20000000
- #define SG_DIG_CRC16_CLEAR_N 0x01000000
- #define SG_DIG_EN10B 0x00800000
- #define SG_DIG_CLEAR_STATUS 0x00400000
- #define SG_DIG_LOCAL_DUPLEX_STATUS 0x00200000
- #define SG_DIG_LOCAL_LINK_STATUS 0x00100000
- #define SG_DIG_SPEED_STATUS_MASK 0x000c0000
- #define SG_DIG_SPEED_STATUS_SHIFT 18
- #define SG_DIG_JUMBO_PACKET_DISABLE 0x00020000
- #define SG_DIG_RESTART_AUTONEG 0x00010000
- #define SG_DIG_FIBER_MODE 0x00008000
- #define SG_DIG_REMOTE_FAULT_MASK 0x00006000
- #define SG_DIG_PAUSE_MASK 0x00001800
- #define SG_DIG_PAUSE_CAP 0x00000800
- #define SG_DIG_ASYM_PAUSE 0x00001000
- #define SG_DIG_GBIC_ENABLE 0x00000400
- #define SG_DIG_CHECK_END_ENABLE 0x00000200
- #define SG_DIG_SGMII_AUTONEG_TIMER 0x00000100
- #define SG_DIG_CLOCK_PHASE_SELECT 0x00000080
- #define SG_DIG_GMII_INPUT_SELECT 0x00000040
- #define SG_DIG_MRADV_CRC16_SELECT 0x00000020
- #define SG_DIG_COMMA_DETECT_ENABLE 0x00000010
- #define SG_DIG_AUTONEG_TIMER_REDUCE 0x00000008
- #define SG_DIG_AUTONEG_LOW_ENABLE 0x00000004
- #define SG_DIG_REMOTE_LOOPBACK 0x00000002
- #define SG_DIG_LOOPBACK 0x00000001
- #define SG_DIG_COMMON_SETUP (SG_DIG_CRC16_CLEAR_N | \
- SG_DIG_LOCAL_DUPLEX_STATUS | \
- SG_DIG_LOCAL_LINK_STATUS | \
- (0x2 << SG_DIG_SPEED_STATUS_SHIFT) | \
- SG_DIG_FIBER_MODE | SG_DIG_GBIC_ENABLE)
- #define SG_DIG_STATUS 0x000005b4
- #define SG_DIG_CRC16_BUS_MASK 0xffff0000
- #define SG_DIG_PARTNER_FAULT_MASK 0x00600000 /* If !MRADV_CRC16_SELECT */
- #define SG_DIG_PARTNER_ASYM_PAUSE 0x00100000 /* If !MRADV_CRC16_SELECT */
- #define SG_DIG_PARTNER_PAUSE_CAPABLE 0x00080000 /* If !MRADV_CRC16_SELECT */
- #define SG_DIG_PARTNER_HALF_DUPLEX 0x00040000 /* If !MRADV_CRC16_SELECT */
- #define SG_DIG_PARTNER_FULL_DUPLEX 0x00020000 /* If !MRADV_CRC16_SELECT */
- #define SG_DIG_PARTNER_NEXT_PAGE 0x00010000 /* If !MRADV_CRC16_SELECT */
- #define SG_DIG_AUTONEG_STATE_MASK 0x00000ff0
- #define SG_DIG_IS_SERDES 0x00000100
- #define SG_DIG_COMMA_DETECTOR 0x00000008
- #define SG_DIG_MAC_ACK_STATUS 0x00000004
- #define SG_DIG_AUTONEG_COMPLETE 0x00000002
- #define SG_DIG_AUTONEG_ERROR 0x00000001
- #define TG3_TX_TSTAMP_LSB 0x000005c0
- #define TG3_TX_TSTAMP_MSB 0x000005c4
- #define TG3_TSTAMP_MASK 0x7fffffffffffffffLL
- /* 0x5c8 --> 0x600 unused */
- #define MAC_TX_MAC_STATE_BASE 0x00000600 /* 16 bytes */
- #define MAC_RX_MAC_STATE_BASE 0x00000610 /* 20 bytes */
- /* 0x624 --> 0x670 unused */
- #define MAC_RSS_INDIR_TBL_0 0x00000630
- #define MAC_RSS_HASH_KEY_0 0x00000670
- #define MAC_RSS_HASH_KEY_1 0x00000674
- #define MAC_RSS_HASH_KEY_2 0x00000678
- #define MAC_RSS_HASH_KEY_3 0x0000067c
- #define MAC_RSS_HASH_KEY_4 0x00000680
- #define MAC_RSS_HASH_KEY_5 0x00000684
- #define MAC_RSS_HASH_KEY_6 0x00000688
- #define MAC_RSS_HASH_KEY_7 0x0000068c
- #define MAC_RSS_HASH_KEY_8 0x00000690
- #define MAC_RSS_HASH_KEY_9 0x00000694
- /* 0x698 --> 0x6b0 unused */
- #define TG3_RX_TSTAMP_LSB 0x000006b0
- #define TG3_RX_TSTAMP_MSB 0x000006b4
- /* 0x6b8 --> 0x6c8 unused */
- #define TG3_RX_PTP_CTL 0x000006c8
- #define TG3_RX_PTP_CTL_SYNC_EVNT 0x00000001
- #define TG3_RX_PTP_CTL_DELAY_REQ 0x00000002
- #define TG3_RX_PTP_CTL_PDLAY_REQ 0x00000004
- #define TG3_RX_PTP_CTL_PDLAY_RES 0x00000008
- #define TG3_RX_PTP_CTL_ALL_V1_EVENTS (TG3_RX_PTP_CTL_SYNC_EVNT | \
- TG3_RX_PTP_CTL_DELAY_REQ)
- #define TG3_RX_PTP_CTL_ALL_V2_EVENTS (TG3_RX_PTP_CTL_SYNC_EVNT | \
- TG3_RX_PTP_CTL_DELAY_REQ | \
- TG3_RX_PTP_CTL_PDLAY_REQ | \
- TG3_RX_PTP_CTL_PDLAY_RES)
- #define TG3_RX_PTP_CTL_FOLLOW_UP 0x00000100
- #define TG3_RX_PTP_CTL_DELAY_RES 0x00000200
- #define TG3_RX_PTP_CTL_PDRES_FLW_UP 0x00000400
- #define TG3_RX_PTP_CTL_ANNOUNCE 0x00000800
- #define TG3_RX_PTP_CTL_SIGNALING 0x00001000
- #define TG3_RX_PTP_CTL_MANAGEMENT 0x00002000
- #define TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN 0x00800000
- #define TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN 0x01000000
- #define TG3_RX_PTP_CTL_RX_PTP_V2_EN (TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN | \
- TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN)
- #define TG3_RX_PTP_CTL_RX_PTP_V1_EN 0x02000000
- #define TG3_RX_PTP_CTL_HWTS_INTERLOCK 0x04000000
- /* 0x6cc --> 0x800 unused */
- #define MAC_TX_STATS_OCTETS 0x00000800
- #define MAC_TX_STATS_RESV1 0x00000804
- #define MAC_TX_STATS_COLLISIONS 0x00000808
- #define MAC_TX_STATS_XON_SENT 0x0000080c
- #define MAC_TX_STATS_XOFF_SENT 0x00000810
- #define MAC_TX_STATS_RESV2 0x00000814
- #define MAC_TX_STATS_MAC_ERRORS 0x00000818
- #define MAC_TX_STATS_SINGLE_COLLISIONS 0x0000081c
- #define MAC_TX_STATS_MULT_COLLISIONS 0x00000820
- #define MAC_TX_STATS_DEFERRED 0x00000824
- #define MAC_TX_STATS_RESV3 0x00000828
- #define MAC_TX_STATS_EXCESSIVE_COL 0x0000082c
- #define MAC_TX_STATS_LATE_COL 0x00000830
- #define MAC_TX_STATS_RESV4_1 0x00000834
- #define MAC_TX_STATS_RESV4_2 0x00000838
- #define MAC_TX_STATS_RESV4_3 0x0000083c
- #define MAC_TX_STATS_RESV4_4 0x00000840
- #define MAC_TX_STATS_RESV4_5 0x00000844
- #define MAC_TX_STATS_RESV4_6 0x00000848
- #define MAC_TX_STATS_RESV4_7 0x0000084c
- #define MAC_TX_STATS_RESV4_8 0x00000850
- #define MAC_TX_STATS_RESV4_9 0x00000854
- #define MAC_TX_STATS_RESV4_10 0x00000858
- #define MAC_TX_STATS_RESV4_11 0x0000085c
- #define MAC_TX_STATS_RESV4_12 0x00000860
- #define MAC_TX_STATS_RESV4_13 0x00000864
- #define MAC_TX_STATS_RESV4_14 0x00000868
- #define MAC_TX_STATS_UCAST 0x0000086c
- #define MAC_TX_STATS_MCAST 0x00000870
- #define MAC_TX_STATS_BCAST 0x00000874
- #define MAC_TX_STATS_RESV5_1 0x00000878
- #define MAC_TX_STATS_RESV5_2 0x0000087c
- #define MAC_RX_STATS_OCTETS 0x00000880
- #define MAC_RX_STATS_RESV1 0x00000884
- #define MAC_RX_STATS_FRAGMENTS 0x00000888
- #define MAC_RX_STATS_UCAST 0x0000088c
- #define MAC_RX_STATS_MCAST 0x00000890
- #define MAC_RX_STATS_BCAST 0x00000894
- #define MAC_RX_STATS_FCS_ERRORS 0x00000898
- #define MAC_RX_STATS_ALIGN_ERRORS 0x0000089c
- #define MAC_RX_STATS_XON_PAUSE_RECVD 0x000008a0
- #define MAC_RX_STATS_XOFF_PAUSE_RECVD 0x000008a4
- #define MAC_RX_STATS_MAC_CTRL_RECVD 0x000008a8
- #define MAC_RX_STATS_XOFF_ENTERED 0x000008ac
- #define MAC_RX_STATS_FRAME_TOO_LONG 0x000008b0
- #define MAC_RX_STATS_JABBERS 0x000008b4
- #define MAC_RX_STATS_UNDERSIZE 0x000008b8
- /* 0x8bc --> 0xc00 unused */
- /* Send data initiator control registers */
- #define SNDDATAI_MODE 0x00000c00
- #define SNDDATAI_MODE_RESET 0x00000001
- #define SNDDATAI_MODE_ENABLE 0x00000002
- #define SNDDATAI_MODE_STAT_OFLOW_ENAB 0x00000004
- #define SNDDATAI_STATUS 0x00000c04
- #define SNDDATAI_STATUS_STAT_OFLOW 0x00000004
- #define SNDDATAI_STATSCTRL 0x00000c08
- #define SNDDATAI_SCTRL_ENABLE 0x00000001
- #define SNDDATAI_SCTRL_FASTUPD 0x00000002
- #define SNDDATAI_SCTRL_CLEAR 0x00000004
- #define SNDDATAI_SCTRL_FLUSH 0x00000008
- #define SNDDATAI_SCTRL_FORCE_ZERO 0x00000010
- #define SNDDATAI_STATSENAB 0x00000c0c
- #define SNDDATAI_STATSINCMASK 0x00000c10
- #define ISO_PKT_TX 0x00000c20
- /* 0xc24 --> 0xc80 unused */
- #define SNDDATAI_COS_CNT_0 0x00000c80
- #define SNDDATAI_COS_CNT_1 0x00000c84
- #define SNDDATAI_COS_CNT_2 0x00000c88
- #define SNDDATAI_COS_CNT_3 0x00000c8c
- #define SNDDATAI_COS_CNT_4 0x00000c90
- #define SNDDATAI_COS_CNT_5 0x00000c94
- #define SNDDATAI_COS_CNT_6 0x00000c98
- #define SNDDATAI_COS_CNT_7 0x00000c9c
- #define SNDDATAI_COS_CNT_8 0x00000ca0
- #define SNDDATAI_COS_CNT_9 0x00000ca4
- #define SNDDATAI_COS_CNT_10 0x00000ca8
- #define SNDDATAI_COS_CNT_11 0x00000cac
- #define SNDDATAI_COS_CNT_12 0x00000cb0
- #define SNDDATAI_COS_CNT_13 0x00000cb4
- #define SNDDATAI_COS_CNT_14 0x00000cb8
- #define SNDDATAI_COS_CNT_15 0x00000cbc
- #define SNDDATAI_DMA_RDQ_FULL_CNT 0x00000cc0
- #define SNDDATAI_DMA_PRIO_RDQ_FULL_CNT 0x00000cc4
- #define SNDDATAI_SDCQ_FULL_CNT 0x00000cc8
- #define SNDDATAI_NICRNG_SSND_PIDX_CNT 0x00000ccc
- #define SNDDATAI_STATS_UPDATED_CNT 0x00000cd0
- #define SNDDATAI_INTERRUPTS_CNT 0x00000cd4
- #define SNDDATAI_AVOID_INTERRUPTS_CNT 0x00000cd8
- #define SNDDATAI_SND_THRESH_HIT_CNT 0x00000cdc
- /* 0xce0 --> 0x1000 unused */
- /* Send data completion control registers */
- #define SNDDATAC_MODE 0x00001000
- #define SNDDATAC_MODE_RESET 0x00000001
- #define SNDDATAC_MODE_ENABLE 0x00000002
- #define SNDDATAC_MODE_CDELAY 0x00000010
- /* 0x1004 --> 0x1400 unused */
- /* Send BD ring selector */
- #define SNDBDS_MODE 0x00001400
- #define SNDBDS_MODE_RESET 0x00000001
- #define SNDBDS_MODE_ENABLE 0x00000002
- #define SNDBDS_MODE_ATTN_ENABLE 0x00000004
- #define SNDBDS_STATUS 0x00001404
- #define SNDBDS_STATUS_ERROR_ATTN 0x00000004
- #define SNDBDS_HWDIAG 0x00001408
- /* 0x140c --> 0x1440 */
- #define SNDBDS_SEL_CON_IDX_0 0x00001440
- #define SNDBDS_SEL_CON_IDX_1 0x00001444
- #define SNDBDS_SEL_CON_IDX_2 0x00001448
- #define SNDBDS_SEL_CON_IDX_3 0x0000144c
- #define SNDBDS_SEL_CON_IDX_4 0x00001450
- #define SNDBDS_SEL_CON_IDX_5 0x00001454
- #define SNDBDS_SEL_CON_IDX_6 0x00001458
- #define SNDBDS_SEL_CON_IDX_7 0x0000145c
- #define SNDBDS_SEL_CON_IDX_8 0x00001460
- #define SNDBDS_SEL_CON_IDX_9 0x00001464
- #define SNDBDS_SEL_CON_IDX_10 0x00001468
- #define SNDBDS_SEL_CON_IDX_11 0x0000146c
- #define SNDBDS_SEL_CON_IDX_12 0x00001470
- #define SNDBDS_SEL_CON_IDX_13 0x00001474
- #define SNDBDS_SEL_CON_IDX_14 0x00001478
- #define SNDBDS_SEL_CON_IDX_15 0x0000147c
- /* 0x1480 --> 0x1800 unused */
- /* Send BD initiator control registers */
- #define SNDBDI_MODE 0x00001800
- #define SNDBDI_MODE_RESET 0x00000001
- #define SNDBDI_MODE_ENABLE 0x00000002
- #define SNDBDI_MODE_ATTN_ENABLE 0x00000004
- #define SNDBDI_MODE_MULTI_TXQ_EN 0x00000020
- #define SNDBDI_STATUS 0x00001804
- #define SNDBDI_STATUS_ERROR_ATTN 0x00000004
- #define SNDBDI_IN_PROD_IDX_0 0x00001808
- #define SNDBDI_IN_PROD_IDX_1 0x0000180c
- #define SNDBDI_IN_PROD_IDX_2 0x00001810
- #define SNDBDI_IN_PROD_IDX_3 0x00001814
- #define SNDBDI_IN_PROD_IDX_4 0x00001818
- #define SNDBDI_IN_PROD_IDX_5 0x0000181c
- #define SNDBDI_IN_PROD_IDX_6 0x00001820
- #define SNDBDI_IN_PROD_IDX_7 0x00001824
- #define SNDBDI_IN_PROD_IDX_8 0x00001828
- #define SNDBDI_IN_PROD_IDX_9 0x0000182c
- #define SNDBDI_IN_PROD_IDX_10 0x00001830
- #define SNDBDI_IN_PROD_IDX_11 0x00001834
- #define SNDBDI_IN_PROD_IDX_12 0x00001838
- #define SNDBDI_IN_PROD_IDX_13 0x0000183c
- #define SNDBDI_IN_PROD_IDX_14 0x00001840
- #define SNDBDI_IN_PROD_IDX_15 0x00001844
- /* 0x1848 --> 0x1c00 unused */
- /* Send BD completion control registers */
- #define SNDBDC_MODE 0x00001c00
- #define SNDBDC_MODE_RESET 0x00000001
- #define SNDBDC_MODE_ENABLE 0x00000002
- #define SNDBDC_MODE_ATTN_ENABLE 0x00000004
- /* 0x1c04 --> 0x2000 unused */
- /* Receive list placement control registers */
- #define RCVLPC_MODE 0x00002000
- #define RCVLPC_MODE_RESET 0x00000001
- #define RCVLPC_MODE_ENABLE 0x00000002
- #define RCVLPC_MODE_CLASS0_ATTN_ENAB 0x00000004
- #define RCVLPC_MODE_MAPOOR_AATTN_ENAB 0x00000008
- #define RCVLPC_MODE_STAT_OFLOW_ENAB 0x00000010
- #define RCVLPC_STATUS 0x00002004
- #define RCVLPC_STATUS_CLASS0 0x00000004
- #define RCVLPC_STATUS_MAPOOR 0x00000008
- #define RCVLPC_STATUS_STAT_OFLOW 0x00000010
- #define RCVLPC_LOCK 0x00002008
- #define RCVLPC_LOCK_REQ_MASK 0x0000ffff
- #define RCVLPC_LOCK_REQ_SHIFT 0
- #define RCVLPC_LOCK_GRANT_MASK 0xffff0000
- #define RCVLPC_LOCK_GRANT_SHIFT 16
- #define RCVLPC_NON_EMPTY_BITS 0x0000200c
- #define RCVLPC_NON_EMPTY_BITS_MASK 0x0000ffff
- #define RCVLPC_CONFIG 0x00002010
- #define RCVLPC_STATSCTRL 0x00002014
- #define RCVLPC_STATSCTRL_ENABLE 0x00000001
- #define RCVLPC_STATSCTRL_FASTUPD 0x00000002
- #define RCVLPC_STATS_ENABLE 0x00002018
- #define RCVLPC_STATSENAB_ASF_FIX 0x00000002
- #define RCVLPC_STATSENAB_DACK_FIX 0x00040000
- #define RCVLPC_STATSENAB_LNGBRST_RFIX 0x00400000
- #define RCVLPC_STATS_INCMASK 0x0000201c
- /* 0x2020 --> 0x2100 unused */
- #define RCVLPC_SELLST_BASE 0x00002100 /* 16 16-byte entries */
- #define SELLST_TAIL 0x00000004
- #define SELLST_CONT 0x00000008
- #define SELLST_UNUSED 0x0000000c
- #define RCVLPC_COS_CNTL_BASE 0x00002200 /* 16 4-byte entries */
- #define RCVLPC_DROP_FILTER_CNT 0x00002240
- #define RCVLPC_DMA_WQ_FULL_CNT 0x00002244
- #define RCVLPC_DMA_HIPRIO_WQ_FULL_CNT 0x00002248
- #define RCVLPC_NO_RCV_BD_CNT 0x0000224c
- #define RCVLPC_IN_DISCARDS_CNT 0x00002250
- #define RCVLPC_IN_ERRORS_CNT 0x00002254
- #define RCVLPC_RCV_THRESH_HIT_CNT 0x00002258
- /* 0x225c --> 0x2400 unused */
- /* Receive Data and Receive BD Initiator Control */
- #define RCVDBDI_MODE 0x00002400
- #define RCVDBDI_MODE_RESET 0x00000001
- #define RCVDBDI_MODE_ENABLE 0x00000002
- #define RCVDBDI_MODE_JUMBOBD_NEEDED 0x00000004
- #define RCVDBDI_MODE_FRM_TOO_BIG 0x00000008
- #define RCVDBDI_MODE_INV_RING_SZ 0x00000010
- #define RCVDBDI_MODE_LRG_RING_SZ 0x00010000
- #define RCVDBDI_STATUS 0x00002404
- #define RCVDBDI_STATUS_JUMBOBD_NEEDED 0x00000004
- #define RCVDBDI_STATUS_FRM_TOO_BIG 0x00000008
- #define RCVDBDI_STATUS_INV_RING_SZ 0x00000010
- #define RCVDBDI_SPLIT_FRAME_MINSZ 0x00002408
- /* 0x240c --> 0x2440 unused */
- #define RCVDBDI_JUMBO_BD 0x00002440 /* TG3_BDINFO_... */
- #define RCVDBDI_STD_BD 0x00002450 /* TG3_BDINFO_... */
- #define RCVDBDI_MINI_BD 0x00002460 /* TG3_BDINFO_... */
- #define RCVDBDI_JUMBO_CON_IDX 0x00002470
- #define RCVDBDI_STD_CON_IDX 0x00002474
- #define RCVDBDI_MINI_CON_IDX 0x00002478
- /* 0x247c --> 0x2480 unused */
- #define RCVDBDI_BD_PROD_IDX_0 0x00002480
- #define RCVDBDI_BD_PROD_IDX_1 0x00002484
- #define RCVDBDI_BD_PROD_IDX_2 0x00002488
- #define RCVDBDI_BD_PROD_IDX_3 0x0000248c
- #define RCVDBDI_BD_PROD_IDX_4 0x00002490
- #define RCVDBDI_BD_PROD_IDX_5 0x00002494
- #define RCVDBDI_BD_PROD_IDX_6 0x00002498
- #define RCVDBDI_BD_PROD_IDX_7 0x0000249c
- #define RCVDBDI_BD_PROD_IDX_8 0x000024a0
- #define RCVDBDI_BD_PROD_IDX_9 0x000024a4
- #define RCVDBDI_BD_PROD_IDX_10 0x000024a8
- #define RCVDBDI_BD_PROD_IDX_11 0x000024ac
- #define RCVDBDI_BD_PROD_IDX_12 0x000024b0
- #define RCVDBDI_BD_PROD_IDX_13 0x000024b4
- #define RCVDBDI_BD_PROD_IDX_14 0x000024b8
- #define RCVDBDI_BD_PROD_IDX_15 0x000024bc
- #define RCVDBDI_HWDIAG 0x000024c0
- /* 0x24c4 --> 0x2800 unused */
- /* Receive Data Completion Control */
- #define RCVDCC_MODE 0x00002800
- #define RCVDCC_MODE_RESET 0x00000001
- #define RCVDCC_MODE_ENABLE 0x00000002
- #define RCVDCC_MODE_ATTN_ENABLE 0x00000004
- /* 0x2804 --> 0x2c00 unused */
- /* Receive BD Initiator Control Registers */
- #define RCVBDI_MODE 0x00002c00
- #define RCVBDI_MODE_RESET 0x00000001
- #define RCVBDI_MODE_ENABLE 0x00000002
- #define RCVBDI_MODE_RCB_ATTN_ENAB 0x00000004
- #define RCVBDI_STATUS 0x00002c04
- #define RCVBDI_STATUS_RCB_ATTN 0x00000004
- #define RCVBDI_JUMBO_PROD_IDX 0x00002c08
- #define RCVBDI_STD_PROD_IDX 0x00002c0c
- #define RCVBDI_MINI_PROD_IDX 0x00002c10
- #define RCVBDI_MINI_THRESH 0x00002c14
- #define RCVBDI_STD_THRESH 0x00002c18
- #define RCVBDI_JUMBO_THRESH 0x00002c1c
- /* 0x2c20 --> 0x2d00 unused */
- #define STD_REPLENISH_LWM 0x00002d00
- #define JMB_REPLENISH_LWM 0x00002d04
- /* 0x2d08 --> 0x3000 unused */
- /* Receive BD Completion Control Registers */
- #define RCVCC_MODE 0x00003000
- #define RCVCC_MODE_RESET 0x00000001
- #define RCVCC_MODE_ENABLE 0x00000002
- #define RCVCC_MODE_ATTN_ENABLE 0x00000004
- #define RCVCC_STATUS 0x00003004
- #define RCVCC_STATUS_ERROR_ATTN 0x00000004
- #define RCVCC_JUMP_PROD_IDX 0x00003008
- #define RCVCC_STD_PROD_IDX 0x0000300c
- #define RCVCC_MINI_PROD_IDX 0x00003010
- /* 0x3014 --> 0x3400 unused */
- /* Receive list selector control registers */
- #define RCVLSC_MODE 0x00003400
- #define RCVLSC_MODE_RESET 0x00000001
- #define RCVLSC_MODE_ENABLE 0x00000002
- #define RCVLSC_MODE_ATTN_ENABLE 0x00000004
- #define RCVLSC_STATUS 0x00003404
- #define RCVLSC_STATUS_ERROR_ATTN 0x00000004
- /* 0x3408 --> 0x3600 unused */
- #define TG3_CPMU_DRV_STATUS 0x0000344c
- /* CPMU registers */
- #define TG3_CPMU_CTRL 0x00003600
- #define CPMU_CTRL_LINK_IDLE_MODE 0x00000200
- #define CPMU_CTRL_LINK_AWARE_MODE 0x00000400
- #define CPMU_CTRL_LINK_SPEED_MODE 0x00004000
- #define CPMU_CTRL_GPHY_10MB_RXONLY 0x00010000
- #define TG3_CPMU_LSPD_10MB_CLK 0x00003604
- #define CPMU_LSPD_10MB_MACCLK_MASK 0x001f0000
- #define CPMU_LSPD_10MB_MACCLK_6_25 0x00130000
- /* 0x3608 --> 0x360c unused */
- #define TG3_CPMU_LSPD_1000MB_CLK 0x0000360c
- #define CPMU_LSPD_1000MB_MACCLK_62_5 0x00000000
- #define CPMU_LSPD_1000MB_MACCLK_12_5 0x00110000
- #define CPMU_LSPD_1000MB_MACCLK_MASK 0x001f0000
- #define TG3_CPMU_LNK_AWARE_PWRMD 0x00003610
- #define CPMU_LNK_AWARE_MACCLK_MASK 0x001f0000
- #define CPMU_LNK_AWARE_MACCLK_6_25 0x00130000
- /* 0x3614 --> 0x361c unused */
- #define TG3_CPMU_HST_ACC 0x0000361c
- #define CPMU_HST_ACC_MACCLK_MASK 0x001f0000
- #define CPMU_HST_ACC_MACCLK_6_25 0x00130000
- /* 0x3620 --> 0x3630 unused */
- #define TG3_CPMU_CLCK_ORIDE 0x00003624
- #define CPMU_CLCK_ORIDE_MAC_ORIDE_EN 0x80000000
- #define TG3_CPMU_CLCK_ORIDE_ENABLE 0x00003628
- #define TG3_CPMU_MAC_ORIDE_ENABLE (1 << 13)
- #define TG3_CPMU_STATUS 0x0000362c
- #define TG3_CPMU_STATUS_FMSK_5717 0x20000000
- #define TG3_CPMU_STATUS_FMSK_5719 0xc0000000
- #define TG3_CPMU_STATUS_FSHFT_5719 30
- #define TG3_CPMU_STATUS_LINK_MASK 0x180000
- #define TG3_CPMU_CLCK_STAT 0x00003630
- #define CPMU_CLCK_STAT_MAC_CLCK_MASK 0x001f0000
- #define CPMU_CLCK_STAT_MAC_CLCK_62_5 0x00000000
- #define CPMU_CLCK_STAT_MAC_CLCK_12_5 0x00110000
- #define CPMU_CLCK_STAT_MAC_CLCK_6_25 0x00130000
- /* 0x3634 --> 0x365c unused */
- #define TG3_CPMU_MUTEX_REQ 0x0000365c
- #define CPMU_MUTEX_REQ_DRIVER 0x00001000
- #define TG3_CPMU_MUTEX_GNT 0x00003660
- #define CPMU_MUTEX_GNT_DRIVER 0x00001000
- #define TG3_CPMU_PHY_STRAP 0x00003664
- #define TG3_CPMU_PHY_STRAP_IS_SERDES 0x00000020
- #define TG3_CPMU_PADRNG_CTL 0x00003668
- #define TG3_CPMU_PADRNG_CTL_RDIV2 0x00040000
- /* 0x3664 --> 0x36b0 unused */
- #define TG3_CPMU_EEE_MODE 0x000036b0
- #define TG3_CPMU_EEEMD_APE_TX_DET_EN 0x00000004
- #define TG3_CPMU_EEEMD_ERLY_L1_XIT_DET 0x00000008
- #define TG3_CPMU_EEEMD_SND_IDX_DET_EN 0x00000040
- #define TG3_CPMU_EEEMD_LPI_ENABLE 0x00000080
- #define TG3_CPMU_EEEMD_LPI_IN_TX 0x00000100
- #define TG3_CPMU_EEEMD_LPI_IN_RX 0x00000200
- #define TG3_CPMU_EEEMD_EEE_ENABLE 0x00100000
- #define TG3_CPMU_EEE_DBTMR1 0x000036b4
- #define TG3_CPMU_DBTMR1_PCIEXIT_2047US 0x07ff0000
- #define TG3_CPMU_DBTMR1_LNKIDLE_2047US 0x000007ff
- #define TG3_CPMU_DBTMR1_LNKIDLE_MAX 0x0000ffff
- #define TG3_CPMU_EEE_DBTMR2 0x000036b8
- #define TG3_CPMU_DBTMR2_APE_TX_2047US 0x07ff0000
- #define TG3_CPMU_DBTMR2_TXIDXEQ_2047US 0x000007ff
- #define TG3_CPMU_EEE_LNKIDL_CTRL 0x000036bc
- #define TG3_CPMU_EEE_LNKI…