/drivers/net/wireless/brcm80211/brcmsmac/phy/phy_lcn.c
http://github.com/mirrors/linux · C · 5247 lines · 4300 code · 931 blank · 16 comment · 485 complexity · 67242b860323bdcb4c12983832a1319f MD5 · raw file
Large files are truncated click here to view the full file
- /*
- * Copyright (c) 2010 Broadcom Corporation
- *
- * Permission to use, copy, modify, and/or distribute this software for any
- * purpose with or without fee is hereby granted, provided that the above
- * copyright notice and this permission notice appear in all copies.
- *
- * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
- * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
- * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
- * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
- * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
- * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
- * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
- */
- #include <linux/kernel.h>
- #include <linux/delay.h>
- #include <linux/cordic.h>
- #include <pmu.h>
- #include <d11.h>
- #include <phy_shim.h>
- #include "phy_qmath.h"
- #include "phy_hal.h"
- #include "phy_radio.h"
- #include "phytbl_lcn.h"
- #include "phy_lcn.h"
- #define PLL_2064_NDIV 90
- #define PLL_2064_LOW_END_VCO 3000
- #define PLL_2064_LOW_END_KVCO 27
- #define PLL_2064_HIGH_END_VCO 4200
- #define PLL_2064_HIGH_END_KVCO 68
- #define PLL_2064_LOOP_BW_DOUBLER 200
- #define PLL_2064_D30_DOUBLER 10500
- #define PLL_2064_LOOP_BW 260
- #define PLL_2064_D30 8000
- #define PLL_2064_CAL_REF_TO 8
- #define PLL_2064_MHZ 1000000
- #define PLL_2064_OPEN_LOOP_DELAY 5
- #define TEMPSENSE 1
- #define VBATSENSE 2
- #define NOISE_IF_UPD_CHK_INTERVAL 1
- #define NOISE_IF_UPD_RST_INTERVAL 60
- #define NOISE_IF_UPD_THRESHOLD_CNT 1
- #define NOISE_IF_UPD_TRHRESHOLD 50
- #define NOISE_IF_UPD_TIMEOUT 1000
- #define NOISE_IF_OFF 0
- #define NOISE_IF_CHK 1
- #define NOISE_IF_ON 2
- #define PAPD_BLANKING_PROFILE 3
- #define PAPD2LUT 0
- #define PAPD_CORR_NORM 0
- #define PAPD_BLANKING_THRESHOLD 0
- #define PAPD_STOP_AFTER_LAST_UPDATE 0
- #define LCN_TARGET_PWR 60
- #define LCN_VBAT_OFFSET_433X 34649679
- #define LCN_VBAT_SLOPE_433X 8258032
- #define LCN_VBAT_SCALE_NOM 53
- #define LCN_VBAT_SCALE_DEN 432
- #define LCN_TEMPSENSE_OFFSET 80812
- #define LCN_TEMPSENSE_DEN 2647
- #define LCN_BW_LMT 200
- #define LCN_CUR_LMT 1250
- #define LCN_MULT 1
- #define LCN_VCO_DIV 30
- #define LCN_OFFSET 680
- #define LCN_FACT 490
- #define LCN_CUR_DIV 2640
- #define LCNPHY_txgainctrlovrval1_pagain_ovr_val1_SHIFT \
- (0 + 8)
- #define LCNPHY_txgainctrlovrval1_pagain_ovr_val1_MASK \
- (0x7f << LCNPHY_txgainctrlovrval1_pagain_ovr_val1_SHIFT)
- #define LCNPHY_stxtxgainctrlovrval1_pagain_ovr_val1_SHIFT \
- (0 + 8)
- #define LCNPHY_stxtxgainctrlovrval1_pagain_ovr_val1_MASK \
- (0x7f << LCNPHY_stxtxgainctrlovrval1_pagain_ovr_val1_SHIFT)
- #define wlc_lcnphy_enable_tx_gain_override(pi) \
- wlc_lcnphy_set_tx_gain_override(pi, true)
- #define wlc_lcnphy_disable_tx_gain_override(pi) \
- wlc_lcnphy_set_tx_gain_override(pi, false)
- #define wlc_lcnphy_iqcal_active(pi) \
- (read_phy_reg((pi), 0x451) & \
- ((0x1 << 15) | (0x1 << 14)))
- #define txpwrctrl_off(pi) (0x7 != ((read_phy_reg(pi, 0x4a4) & 0xE000) >> 13))
- #define wlc_lcnphy_tempsense_based_pwr_ctrl_enabled(pi) \
- (pi->temppwrctrl_capable)
- #define wlc_lcnphy_tssi_based_pwr_ctrl_enabled(pi) \
- (pi->hwpwrctrl_capable)
- #define SWCTRL_BT_TX 0x18
- #define SWCTRL_OVR_DISABLE 0x40
- #define AFE_CLK_INIT_MODE_TXRX2X 1
- #define AFE_CLK_INIT_MODE_PAPD 0
- #define LCNPHY_TBL_ID_IQLOCAL 0x00
- #define LCNPHY_TBL_ID_RFSEQ 0x08
- #define LCNPHY_TBL_ID_GAIN_IDX 0x0d
- #define LCNPHY_TBL_ID_SW_CTRL 0x0f
- #define LCNPHY_TBL_ID_GAIN_TBL 0x12
- #define LCNPHY_TBL_ID_SPUR 0x14
- #define LCNPHY_TBL_ID_SAMPLEPLAY 0x15
- #define LCNPHY_TBL_ID_SAMPLEPLAY1 0x16
- #define LCNPHY_TX_PWR_CTRL_RATE_OFFSET 832
- #define LCNPHY_TX_PWR_CTRL_MAC_OFFSET 128
- #define LCNPHY_TX_PWR_CTRL_GAIN_OFFSET 192
- #define LCNPHY_TX_PWR_CTRL_IQ_OFFSET 320
- #define LCNPHY_TX_PWR_CTRL_LO_OFFSET 448
- #define LCNPHY_TX_PWR_CTRL_PWR_OFFSET 576
- #define LCNPHY_TX_PWR_CTRL_START_INDEX_2G_4313 140
- #define LCNPHY_TX_PWR_CTRL_START_NPT 1
- #define LCNPHY_TX_PWR_CTRL_MAX_NPT 7
- #define LCNPHY_NOISE_SAMPLES_DEFAULT 5000
- #define LCNPHY_ACI_DETECT_START 1
- #define LCNPHY_ACI_DETECT_PROGRESS 2
- #define LCNPHY_ACI_DETECT_STOP 3
- #define LCNPHY_ACI_CRSHIFRMLO_TRSH 100
- #define LCNPHY_ACI_GLITCH_TRSH 2000
- #define LCNPHY_ACI_TMOUT 250
- #define LCNPHY_ACI_DETECT_TIMEOUT 2
- #define LCNPHY_ACI_START_DELAY 0
- #define wlc_lcnphy_tx_gain_override_enabled(pi) \
- (0 != (read_phy_reg((pi), 0x43b) & (0x1 << 6)))
- #define wlc_lcnphy_total_tx_frames(pi) \
- wlapi_bmac_read_shm((pi)->sh->physhim, M_UCODE_MACSTAT + \
- offsetof(struct macstat, txallfrm))
- struct lcnphy_txgains {
- u16 gm_gain;
- u16 pga_gain;
- u16 pad_gain;
- u16 dac_gain;
- };
- enum lcnphy_cal_mode {
- LCNPHY_CAL_FULL,
- LCNPHY_CAL_RECAL,
- LCNPHY_CAL_CURRECAL,
- LCNPHY_CAL_DIGCAL,
- LCNPHY_CAL_GCTRL
- };
- struct lcnphy_rx_iqcomp {
- u8 chan;
- s16 a;
- s16 b;
- };
- struct lcnphy_spb_tone {
- s16 re;
- s16 im;
- };
- struct lcnphy_unsign16_struct {
- u16 re;
- u16 im;
- };
- struct lcnphy_iq_est {
- u32 iq_prod;
- u32 i_pwr;
- u32 q_pwr;
- };
- struct lcnphy_sfo_cfg {
- u16 ptcentreTs20;
- u16 ptcentreFactor;
- };
- enum lcnphy_papd_cal_type {
- LCNPHY_PAPD_CAL_CW,
- LCNPHY_PAPD_CAL_OFDM
- };
- typedef u16 iqcal_gain_params_lcnphy[9];
- static const iqcal_gain_params_lcnphy tbl_iqcal_gainparams_lcnphy_2G[] = {
- {0, 0, 0, 0, 0, 0, 0, 0, 0},
- };
- static const iqcal_gain_params_lcnphy *tbl_iqcal_gainparams_lcnphy[1] = {
- tbl_iqcal_gainparams_lcnphy_2G,
- };
- static const u16 iqcal_gainparams_numgains_lcnphy[1] = {
- ARRAY_SIZE(tbl_iqcal_gainparams_lcnphy_2G),
- };
- static const struct lcnphy_sfo_cfg lcnphy_sfo_cfg[] = {
- {965, 1087},
- {967, 1085},
- {969, 1082},
- {971, 1080},
- {973, 1078},
- {975, 1076},
- {977, 1073},
- {979, 1071},
- {981, 1069},
- {983, 1067},
- {985, 1065},
- {987, 1063},
- {989, 1060},
- {994, 1055}
- };
- static const
- u16 lcnphy_iqcal_loft_gainladder[] = {
- ((2 << 8) | 0),
- ((3 << 8) | 0),
- ((4 << 8) | 0),
- ((6 << 8) | 0),
- ((8 << 8) | 0),
- ((11 << 8) | 0),
- ((16 << 8) | 0),
- ((16 << 8) | 1),
- ((16 << 8) | 2),
- ((16 << 8) | 3),
- ((16 << 8) | 4),
- ((16 << 8) | 5),
- ((16 << 8) | 6),
- ((16 << 8) | 7),
- ((23 << 8) | 7),
- ((32 << 8) | 7),
- ((45 << 8) | 7),
- ((64 << 8) | 7),
- ((91 << 8) | 7),
- ((128 << 8) | 7)
- };
- static const
- u16 lcnphy_iqcal_ir_gainladder[] = {
- ((1 << 8) | 0),
- ((2 << 8) | 0),
- ((4 << 8) | 0),
- ((6 << 8) | 0),
- ((8 << 8) | 0),
- ((11 << 8) | 0),
- ((16 << 8) | 0),
- ((23 << 8) | 0),
- ((32 << 8) | 0),
- ((45 << 8) | 0),
- ((64 << 8) | 0),
- ((64 << 8) | 1),
- ((64 << 8) | 2),
- ((64 << 8) | 3),
- ((64 << 8) | 4),
- ((64 << 8) | 5),
- ((64 << 8) | 6),
- ((64 << 8) | 7),
- ((91 << 8) | 7),
- ((128 << 8) | 7)
- };
- static const
- struct lcnphy_spb_tone lcnphy_spb_tone_3750[] = {
- {88, 0},
- {73, 49},
- {34, 81},
- {-17, 86},
- {-62, 62},
- {-86, 17},
- {-81, -34},
- {-49, -73},
- {0, -88},
- {49, -73},
- {81, -34},
- {86, 17},
- {62, 62},
- {17, 86},
- {-34, 81},
- {-73, 49},
- {-88, 0},
- {-73, -49},
- {-34, -81},
- {17, -86},
- {62, -62},
- {86, -17},
- {81, 34},
- {49, 73},
- {0, 88},
- {-49, 73},
- {-81, 34},
- {-86, -17},
- {-62, -62},
- {-17, -86},
- {34, -81},
- {73, -49},
- };
- static const
- u16 iqlo_loopback_rf_regs[20] = {
- RADIO_2064_REG036,
- RADIO_2064_REG11A,
- RADIO_2064_REG03A,
- RADIO_2064_REG025,
- RADIO_2064_REG028,
- RADIO_2064_REG005,
- RADIO_2064_REG112,
- RADIO_2064_REG0FF,
- RADIO_2064_REG11F,
- RADIO_2064_REG00B,
- RADIO_2064_REG113,
- RADIO_2064_REG007,
- RADIO_2064_REG0FC,
- RADIO_2064_REG0FD,
- RADIO_2064_REG012,
- RADIO_2064_REG057,
- RADIO_2064_REG059,
- RADIO_2064_REG05C,
- RADIO_2064_REG078,
- RADIO_2064_REG092,
- };
- static const
- u16 tempsense_phy_regs[14] = {
- 0x503,
- 0x4a4,
- 0x4d0,
- 0x4d9,
- 0x4da,
- 0x4a6,
- 0x938,
- 0x939,
- 0x4d8,
- 0x4d0,
- 0x4d7,
- 0x4a5,
- 0x40d,
- 0x4a2,
- };
- static const
- u16 rxiq_cal_rf_reg[11] = {
- RADIO_2064_REG098,
- RADIO_2064_REG116,
- RADIO_2064_REG12C,
- RADIO_2064_REG06A,
- RADIO_2064_REG00B,
- RADIO_2064_REG01B,
- RADIO_2064_REG113,
- RADIO_2064_REG01D,
- RADIO_2064_REG114,
- RADIO_2064_REG02E,
- RADIO_2064_REG12A,
- };
- static const
- struct lcnphy_rx_iqcomp lcnphy_rx_iqcomp_table_rev0[] = {
- {1, 0, 0},
- {2, 0, 0},
- {3, 0, 0},
- {4, 0, 0},
- {5, 0, 0},
- {6, 0, 0},
- {7, 0, 0},
- {8, 0, 0},
- {9, 0, 0},
- {10, 0, 0},
- {11, 0, 0},
- {12, 0, 0},
- {13, 0, 0},
- {14, 0, 0},
- {34, 0, 0},
- {38, 0, 0},
- {42, 0, 0},
- {46, 0, 0},
- {36, 0, 0},
- {40, 0, 0},
- {44, 0, 0},
- {48, 0, 0},
- {52, 0, 0},
- {56, 0, 0},
- {60, 0, 0},
- {64, 0, 0},
- {100, 0, 0},
- {104, 0, 0},
- {108, 0, 0},
- {112, 0, 0},
- {116, 0, 0},
- {120, 0, 0},
- {124, 0, 0},
- {128, 0, 0},
- {132, 0, 0},
- {136, 0, 0},
- {140, 0, 0},
- {149, 0, 0},
- {153, 0, 0},
- {157, 0, 0},
- {161, 0, 0},
- {165, 0, 0},
- {184, 0, 0},
- {188, 0, 0},
- {192, 0, 0},
- {196, 0, 0},
- {200, 0, 0},
- {204, 0, 0},
- {208, 0, 0},
- {212, 0, 0},
- {216, 0, 0},
- };
- static const u32 lcnphy_23bitgaincode_table[] = {
- 0x200100,
- 0x200200,
- 0x200004,
- 0x200014,
- 0x200024,
- 0x200034,
- 0x200134,
- 0x200234,
- 0x200334,
- 0x200434,
- 0x200037,
- 0x200137,
- 0x200237,
- 0x200337,
- 0x200437,
- 0x000035,
- 0x000135,
- 0x000235,
- 0x000037,
- 0x000137,
- 0x000237,
- 0x000337,
- 0x00013f,
- 0x00023f,
- 0x00033f,
- 0x00034f,
- 0x00044f,
- 0x00144f,
- 0x00244f,
- 0x00254f,
- 0x00354f,
- 0x00454f,
- 0x00464f,
- 0x01464f,
- 0x02464f,
- 0x03464f,
- 0x04464f,
- };
- static const s8 lcnphy_gain_table[] = {
- -16,
- -13,
- 10,
- 7,
- 4,
- 0,
- 3,
- 6,
- 9,
- 12,
- 15,
- 18,
- 21,
- 24,
- 27,
- 30,
- 33,
- 36,
- 39,
- 42,
- 45,
- 48,
- 50,
- 53,
- 56,
- 59,
- 62,
- 65,
- 68,
- 71,
- 74,
- 77,
- 80,
- 83,
- 86,
- 89,
- 92,
- };
- static const s8 lcnphy_gain_index_offset_for_rssi[] = {
- 7,
- 7,
- 7,
- 7,
- 7,
- 7,
- 7,
- 8,
- 7,
- 7,
- 6,
- 7,
- 7,
- 4,
- 4,
- 4,
- 4,
- 4,
- 4,
- 4,
- 4,
- 3,
- 3,
- 3,
- 3,
- 3,
- 3,
- 4,
- 2,
- 2,
- 2,
- 2,
- 2,
- 2,
- -1,
- -2,
- -2,
- -2
- };
- struct chan_info_2064_lcnphy {
- uint chan;
- uint freq;
- u8 logen_buftune;
- u8 logen_rccr_tx;
- u8 txrf_mix_tune_ctrl;
- u8 pa_input_tune_g;
- u8 logen_rccr_rx;
- u8 pa_rxrf_lna1_freq_tune;
- u8 pa_rxrf_lna2_freq_tune;
- u8 rxrf_rxrf_spare1;
- };
- static const struct chan_info_2064_lcnphy chan_info_2064_lcnphy[] = {
- {1, 2412, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {2, 2417, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {3, 2422, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {4, 2427, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {5, 2432, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {6, 2437, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {7, 2442, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {8, 2447, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {9, 2452, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {10, 2457, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {11, 2462, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {12, 2467, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {13, 2472, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- {14, 2484, 0x0B, 0x0A, 0x00, 0x07, 0x0A, 0x88, 0x88, 0x80},
- };
- static const struct lcnphy_radio_regs lcnphy_radio_regs_2064[] = {
- {0x00, 0, 0, 0, 0},
- {0x01, 0x64, 0x64, 0, 0},
- {0x02, 0x20, 0x20, 0, 0},
- {0x03, 0x66, 0x66, 0, 0},
- {0x04, 0xf8, 0xf8, 0, 0},
- {0x05, 0, 0, 0, 0},
- {0x06, 0x10, 0x10, 0, 0},
- {0x07, 0, 0, 0, 0},
- {0x08, 0, 0, 0, 0},
- {0x09, 0, 0, 0, 0},
- {0x0A, 0x37, 0x37, 0, 0},
- {0x0B, 0x6, 0x6, 0, 0},
- {0x0C, 0x55, 0x55, 0, 0},
- {0x0D, 0x8b, 0x8b, 0, 0},
- {0x0E, 0, 0, 0, 0},
- {0x0F, 0x5, 0x5, 0, 0},
- {0x10, 0, 0, 0, 0},
- {0x11, 0xe, 0xe, 0, 0},
- {0x12, 0, 0, 0, 0},
- {0x13, 0xb, 0xb, 0, 0},
- {0x14, 0x2, 0x2, 0, 0},
- {0x15, 0x12, 0x12, 0, 0},
- {0x16, 0x12, 0x12, 0, 0},
- {0x17, 0xc, 0xc, 0, 0},
- {0x18, 0xc, 0xc, 0, 0},
- {0x19, 0xc, 0xc, 0, 0},
- {0x1A, 0x8, 0x8, 0, 0},
- {0x1B, 0x2, 0x2, 0, 0},
- {0x1C, 0, 0, 0, 0},
- {0x1D, 0x1, 0x1, 0, 0},
- {0x1E, 0x12, 0x12, 0, 0},
- {0x1F, 0x6e, 0x6e, 0, 0},
- {0x20, 0x2, 0x2, 0, 0},
- {0x21, 0x23, 0x23, 0, 0},
- {0x22, 0x8, 0x8, 0, 0},
- {0x23, 0, 0, 0, 0},
- {0x24, 0, 0, 0, 0},
- {0x25, 0xc, 0xc, 0, 0},
- {0x26, 0x33, 0x33, 0, 0},
- {0x27, 0x55, 0x55, 0, 0},
- {0x28, 0, 0, 0, 0},
- {0x29, 0x30, 0x30, 0, 0},
- {0x2A, 0xb, 0xb, 0, 0},
- {0x2B, 0x1b, 0x1b, 0, 0},
- {0x2C, 0x3, 0x3, 0, 0},
- {0x2D, 0x1b, 0x1b, 0, 0},
- {0x2E, 0, 0, 0, 0},
- {0x2F, 0x20, 0x20, 0, 0},
- {0x30, 0xa, 0xa, 0, 0},
- {0x31, 0, 0, 0, 0},
- {0x32, 0x62, 0x62, 0, 0},
- {0x33, 0x19, 0x19, 0, 0},
- {0x34, 0x33, 0x33, 0, 0},
- {0x35, 0x77, 0x77, 0, 0},
- {0x36, 0, 0, 0, 0},
- {0x37, 0x70, 0x70, 0, 0},
- {0x38, 0x3, 0x3, 0, 0},
- {0x39, 0xf, 0xf, 0, 0},
- {0x3A, 0x6, 0x6, 0, 0},
- {0x3B, 0xcf, 0xcf, 0, 0},
- {0x3C, 0x1a, 0x1a, 0, 0},
- {0x3D, 0x6, 0x6, 0, 0},
- {0x3E, 0x42, 0x42, 0, 0},
- {0x3F, 0, 0, 0, 0},
- {0x40, 0xfb, 0xfb, 0, 0},
- {0x41, 0x9a, 0x9a, 0, 0},
- {0x42, 0x7a, 0x7a, 0, 0},
- {0x43, 0x29, 0x29, 0, 0},
- {0x44, 0, 0, 0, 0},
- {0x45, 0x8, 0x8, 0, 0},
- {0x46, 0xce, 0xce, 0, 0},
- {0x47, 0x27, 0x27, 0, 0},
- {0x48, 0x62, 0x62, 0, 0},
- {0x49, 0x6, 0x6, 0, 0},
- {0x4A, 0x58, 0x58, 0, 0},
- {0x4B, 0xf7, 0xf7, 0, 0},
- {0x4C, 0, 0, 0, 0},
- {0x4D, 0xb3, 0xb3, 0, 0},
- {0x4E, 0, 0, 0, 0},
- {0x4F, 0x2, 0x2, 0, 0},
- {0x50, 0, 0, 0, 0},
- {0x51, 0x9, 0x9, 0, 0},
- {0x52, 0x5, 0x5, 0, 0},
- {0x53, 0x17, 0x17, 0, 0},
- {0x54, 0x38, 0x38, 0, 0},
- {0x55, 0, 0, 0, 0},
- {0x56, 0, 0, 0, 0},
- {0x57, 0xb, 0xb, 0, 0},
- {0x58, 0, 0, 0, 0},
- {0x59, 0, 0, 0, 0},
- {0x5A, 0, 0, 0, 0},
- {0x5B, 0, 0, 0, 0},
- {0x5C, 0, 0, 0, 0},
- {0x5D, 0, 0, 0, 0},
- {0x5E, 0x88, 0x88, 0, 0},
- {0x5F, 0xcc, 0xcc, 0, 0},
- {0x60, 0x74, 0x74, 0, 0},
- {0x61, 0x74, 0x74, 0, 0},
- {0x62, 0x74, 0x74, 0, 0},
- {0x63, 0x44, 0x44, 0, 0},
- {0x64, 0x77, 0x77, 0, 0},
- {0x65, 0x44, 0x44, 0, 0},
- {0x66, 0x77, 0x77, 0, 0},
- {0x67, 0x55, 0x55, 0, 0},
- {0x68, 0x77, 0x77, 0, 0},
- {0x69, 0x77, 0x77, 0, 0},
- {0x6A, 0, 0, 0, 0},
- {0x6B, 0x7f, 0x7f, 0, 0},
- {0x6C, 0x8, 0x8, 0, 0},
- {0x6D, 0, 0, 0, 0},
- {0x6E, 0x88, 0x88, 0, 0},
- {0x6F, 0x66, 0x66, 0, 0},
- {0x70, 0x66, 0x66, 0, 0},
- {0x71, 0x28, 0x28, 0, 0},
- {0x72, 0x55, 0x55, 0, 0},
- {0x73, 0x4, 0x4, 0, 0},
- {0x74, 0, 0, 0, 0},
- {0x75, 0, 0, 0, 0},
- {0x76, 0, 0, 0, 0},
- {0x77, 0x1, 0x1, 0, 0},
- {0x78, 0xd6, 0xd6, 0, 0},
- {0x79, 0, 0, 0, 0},
- {0x7A, 0, 0, 0, 0},
- {0x7B, 0, 0, 0, 0},
- {0x7C, 0, 0, 0, 0},
- {0x7D, 0, 0, 0, 0},
- {0x7E, 0, 0, 0, 0},
- {0x7F, 0, 0, 0, 0},
- {0x80, 0, 0, 0, 0},
- {0x81, 0, 0, 0, 0},
- {0x82, 0, 0, 0, 0},
- {0x83, 0xb4, 0xb4, 0, 0},
- {0x84, 0x1, 0x1, 0, 0},
- {0x85, 0x20, 0x20, 0, 0},
- {0x86, 0x5, 0x5, 0, 0},
- {0x87, 0xff, 0xff, 0, 0},
- {0x88, 0x7, 0x7, 0, 0},
- {0x89, 0x77, 0x77, 0, 0},
- {0x8A, 0x77, 0x77, 0, 0},
- {0x8B, 0x77, 0x77, 0, 0},
- {0x8C, 0x77, 0x77, 0, 0},
- {0x8D, 0x8, 0x8, 0, 0},
- {0x8E, 0xa, 0xa, 0, 0},
- {0x8F, 0x8, 0x8, 0, 0},
- {0x90, 0x18, 0x18, 0, 0},
- {0x91, 0x5, 0x5, 0, 0},
- {0x92, 0x1f, 0x1f, 0, 0},
- {0x93, 0x10, 0x10, 0, 0},
- {0x94, 0x3, 0x3, 0, 0},
- {0x95, 0, 0, 0, 0},
- {0x96, 0, 0, 0, 0},
- {0x97, 0xaa, 0xaa, 0, 0},
- {0x98, 0, 0, 0, 0},
- {0x99, 0x23, 0x23, 0, 0},
- {0x9A, 0x7, 0x7, 0, 0},
- {0x9B, 0xf, 0xf, 0, 0},
- {0x9C, 0x10, 0x10, 0, 0},
- {0x9D, 0x3, 0x3, 0, 0},
- {0x9E, 0x4, 0x4, 0, 0},
- {0x9F, 0x20, 0x20, 0, 0},
- {0xA0, 0, 0, 0, 0},
- {0xA1, 0, 0, 0, 0},
- {0xA2, 0, 0, 0, 0},
- {0xA3, 0, 0, 0, 0},
- {0xA4, 0x1, 0x1, 0, 0},
- {0xA5, 0x77, 0x77, 0, 0},
- {0xA6, 0x77, 0x77, 0, 0},
- {0xA7, 0x77, 0x77, 0, 0},
- {0xA8, 0x77, 0x77, 0, 0},
- {0xA9, 0x8c, 0x8c, 0, 0},
- {0xAA, 0x88, 0x88, 0, 0},
- {0xAB, 0x78, 0x78, 0, 0},
- {0xAC, 0x57, 0x57, 0, 0},
- {0xAD, 0x88, 0x88, 0, 0},
- {0xAE, 0, 0, 0, 0},
- {0xAF, 0x8, 0x8, 0, 0},
- {0xB0, 0x88, 0x88, 0, 0},
- {0xB1, 0, 0, 0, 0},
- {0xB2, 0x1b, 0x1b, 0, 0},
- {0xB3, 0x3, 0x3, 0, 0},
- {0xB4, 0x24, 0x24, 0, 0},
- {0xB5, 0x3, 0x3, 0, 0},
- {0xB6, 0x1b, 0x1b, 0, 0},
- {0xB7, 0x24, 0x24, 0, 0},
- {0xB8, 0x3, 0x3, 0, 0},
- {0xB9, 0, 0, 0, 0},
- {0xBA, 0xaa, 0xaa, 0, 0},
- {0xBB, 0, 0, 0, 0},
- {0xBC, 0x4, 0x4, 0, 0},
- {0xBD, 0, 0, 0, 0},
- {0xBE, 0x8, 0x8, 0, 0},
- {0xBF, 0x11, 0x11, 0, 0},
- {0xC0, 0, 0, 0, 0},
- {0xC1, 0, 0, 0, 0},
- {0xC2, 0x62, 0x62, 0, 0},
- {0xC3, 0x1e, 0x1e, 0, 0},
- {0xC4, 0x33, 0x33, 0, 0},
- {0xC5, 0x37, 0x37, 0, 0},
- {0xC6, 0, 0, 0, 0},
- {0xC7, 0x70, 0x70, 0, 0},
- {0xC8, 0x1e, 0x1e, 0, 0},
- {0xC9, 0x6, 0x6, 0, 0},
- {0xCA, 0x4, 0x4, 0, 0},
- {0xCB, 0x2f, 0x2f, 0, 0},
- {0xCC, 0xf, 0xf, 0, 0},
- {0xCD, 0, 0, 0, 0},
- {0xCE, 0xff, 0xff, 0, 0},
- {0xCF, 0x8, 0x8, 0, 0},
- {0xD0, 0x3f, 0x3f, 0, 0},
- {0xD1, 0x3f, 0x3f, 0, 0},
- {0xD2, 0x3f, 0x3f, 0, 0},
- {0xD3, 0, 0, 0, 0},
- {0xD4, 0, 0, 0, 0},
- {0xD5, 0, 0, 0, 0},
- {0xD6, 0xcc, 0xcc, 0, 0},
- {0xD7, 0, 0, 0, 0},
- {0xD8, 0x8, 0x8, 0, 0},
- {0xD9, 0x8, 0x8, 0, 0},
- {0xDA, 0x8, 0x8, 0, 0},
- {0xDB, 0x11, 0x11, 0, 0},
- {0xDC, 0, 0, 0, 0},
- {0xDD, 0x87, 0x87, 0, 0},
- {0xDE, 0x88, 0x88, 0, 0},
- {0xDF, 0x8, 0x8, 0, 0},
- {0xE0, 0x8, 0x8, 0, 0},
- {0xE1, 0x8, 0x8, 0, 0},
- {0xE2, 0, 0, 0, 0},
- {0xE3, 0, 0, 0, 0},
- {0xE4, 0, 0, 0, 0},
- {0xE5, 0xf5, 0xf5, 0, 0},
- {0xE6, 0x30, 0x30, 0, 0},
- {0xE7, 0x1, 0x1, 0, 0},
- {0xE8, 0, 0, 0, 0},
- {0xE9, 0xff, 0xff, 0, 0},
- {0xEA, 0, 0, 0, 0},
- {0xEB, 0, 0, 0, 0},
- {0xEC, 0x22, 0x22, 0, 0},
- {0xED, 0, 0, 0, 0},
- {0xEE, 0, 0, 0, 0},
- {0xEF, 0, 0, 0, 0},
- {0xF0, 0x3, 0x3, 0, 0},
- {0xF1, 0x1, 0x1, 0, 0},
- {0xF2, 0, 0, 0, 0},
- {0xF3, 0, 0, 0, 0},
- {0xF4, 0, 0, 0, 0},
- {0xF5, 0, 0, 0, 0},
- {0xF6, 0, 0, 0, 0},
- {0xF7, 0x6, 0x6, 0, 0},
- {0xF8, 0, 0, 0, 0},
- {0xF9, 0, 0, 0, 0},
- {0xFA, 0x40, 0x40, 0, 0},
- {0xFB, 0, 0, 0, 0},
- {0xFC, 0x1, 0x1, 0, 0},
- {0xFD, 0x80, 0x80, 0, 0},
- {0xFE, 0x2, 0x2, 0, 0},
- {0xFF, 0x10, 0x10, 0, 0},
- {0x100, 0x2, 0x2, 0, 0},
- {0x101, 0x1e, 0x1e, 0, 0},
- {0x102, 0x1e, 0x1e, 0, 0},
- {0x103, 0, 0, 0, 0},
- {0x104, 0x1f, 0x1f, 0, 0},
- {0x105, 0, 0x8, 0, 1},
- {0x106, 0x2a, 0x2a, 0, 0},
- {0x107, 0xf, 0xf, 0, 0},
- {0x108, 0, 0, 0, 0},
- {0x109, 0, 0, 0, 0},
- {0x10A, 0, 0, 0, 0},
- {0x10B, 0, 0, 0, 0},
- {0x10C, 0, 0, 0, 0},
- {0x10D, 0, 0, 0, 0},
- {0x10E, 0, 0, 0, 0},
- {0x10F, 0, 0, 0, 0},
- {0x110, 0, 0, 0, 0},
- {0x111, 0, 0, 0, 0},
- {0x112, 0, 0, 0, 0},
- {0x113, 0, 0, 0, 0},
- {0x114, 0, 0, 0, 0},
- {0x115, 0, 0, 0, 0},
- {0x116, 0, 0, 0, 0},
- {0x117, 0, 0, 0, 0},
- {0x118, 0, 0, 0, 0},
- {0x119, 0, 0, 0, 0},
- {0x11A, 0, 0, 0, 0},
- {0x11B, 0, 0, 0, 0},
- {0x11C, 0x1, 0x1, 0, 0},
- {0x11D, 0, 0, 0, 0},
- {0x11E, 0, 0, 0, 0},
- {0x11F, 0, 0, 0, 0},
- {0x120, 0, 0, 0, 0},
- {0x121, 0, 0, 0, 0},
- {0x122, 0x80, 0x80, 0, 0},
- {0x123, 0, 0, 0, 0},
- {0x124, 0xf8, 0xf8, 0, 0},
- {0x125, 0, 0, 0, 0},
- {0x126, 0, 0, 0, 0},
- {0x127, 0, 0, 0, 0},
- {0x128, 0, 0, 0, 0},
- {0x129, 0, 0, 0, 0},
- {0x12A, 0, 0, 0, 0},
- {0x12B, 0, 0, 0, 0},
- {0x12C, 0, 0, 0, 0},
- {0x12D, 0, 0, 0, 0},
- {0x12E, 0, 0, 0, 0},
- {0x12F, 0, 0, 0, 0},
- {0x130, 0, 0, 0, 0},
- {0xFFFF, 0, 0, 0, 0}
- };
- #define LCNPHY_NUM_DIG_FILT_COEFFS 16
- #define LCNPHY_NUM_TX_DIG_FILTERS_CCK 13
- static const u16 LCNPHY_txdigfiltcoeffs_cck[LCNPHY_NUM_TX_DIG_FILTERS_CCK]
- [LCNPHY_NUM_DIG_FILT_COEFFS + 1] = {
- {0, 1, 415, 1874, 64, 128, 64, 792, 1656, 64, 128, 64, 778, 1582, 64,
- 128, 64,},
- {1, 1, 402, 1847, 259, 59, 259, 671, 1794, 68, 54, 68, 608, 1863, 93,
- 167, 93,},
- {2, 1, 415, 1874, 64, 128, 64, 792, 1656, 192, 384, 192, 778, 1582, 64,
- 128, 64,},
- {3, 1, 302, 1841, 129, 258, 129, 658, 1720, 205, 410, 205, 754, 1760,
- 170, 340, 170,},
- {20, 1, 360, 1884, 242, 1734, 242, 752, 1720, 205, 1845, 205, 767, 1760,
- 256, 185, 256,},
- {21, 1, 360, 1884, 149, 1874, 149, 752, 1720, 205, 1883, 205, 767, 1760,
- 256, 273, 256,},
- {22, 1, 360, 1884, 98, 1948, 98, 752, 1720, 205, 1924, 205, 767, 1760,
- 256, 352, 256,},
- {23, 1, 350, 1884, 116, 1966, 116, 752, 1720, 205, 2008, 205, 767, 1760,
- 128, 233, 128,},
- {24, 1, 325, 1884, 32, 40, 32, 756, 1720, 256, 471, 256, 766, 1760, 256,
- 1881, 256,},
- {25, 1, 299, 1884, 51, 64, 51, 736, 1720, 256, 471, 256, 765, 1760, 256,
- 1881, 256,},
- {26, 1, 277, 1943, 39, 117, 88, 637, 1838, 64, 192, 144, 614, 1864, 128,
- 384, 288,},
- {27, 1, 245, 1943, 49, 147, 110, 626, 1838, 256, 768, 576, 613, 1864,
- 128, 384, 288,},
- {30, 1, 302, 1841, 61, 122, 61, 658, 1720, 205, 410, 205, 754, 1760,
- 170, 340, 170,},
- };
- #define LCNPHY_NUM_TX_DIG_FILTERS_OFDM 3
- static const u16 LCNPHY_txdigfiltcoeffs_ofdm[LCNPHY_NUM_TX_DIG_FILTERS_OFDM]
- [LCNPHY_NUM_DIG_FILT_COEFFS + 1] = {
- {0, 0, 0xa2, 0x0, 0x100, 0x100, 0x0, 0x0, 0x0, 0x100, 0x0, 0x0,
- 0x278, 0xfea0, 0x80, 0x100, 0x80,},
- {1, 0, 374, 0xFF79, 16, 32, 16, 799, 0xFE74, 50, 32, 50,
- 750, 0xFE2B, 212, 0xFFCE, 212,},
- {2, 0, 375, 0xFF16, 37, 76, 37, 799, 0xFE74, 32, 20, 32, 748,
- 0xFEF2, 128, 0xFFE2, 128}
- };
- #define wlc_lcnphy_set_start_tx_pwr_idx(pi, idx) \
- mod_phy_reg(pi, 0x4a4, \
- (0x1ff << 0), \
- (u16)(idx) << 0)
- #define wlc_lcnphy_set_tx_pwr_npt(pi, npt) \
- mod_phy_reg(pi, 0x4a5, \
- (0x7 << 8), \
- (u16)(npt) << 8)
- #define wlc_lcnphy_get_tx_pwr_ctrl(pi) \
- (read_phy_reg((pi), 0x4a4) & \
- ((0x1 << 15) | \
- (0x1 << 14) | \
- (0x1 << 13)))
- #define wlc_lcnphy_get_tx_pwr_npt(pi) \
- ((read_phy_reg(pi, 0x4a5) & \
- (0x7 << 8)) >> \
- 8)
- #define wlc_lcnphy_get_current_tx_pwr_idx_if_pwrctrl_on(pi) \
- (read_phy_reg(pi, 0x473) & 0x1ff)
- #define wlc_lcnphy_get_target_tx_pwr(pi) \
- ((read_phy_reg(pi, 0x4a7) & \
- (0xff << 0)) >> \
- 0)
- #define wlc_lcnphy_set_target_tx_pwr(pi, target) \
- mod_phy_reg(pi, 0x4a7, \
- (0xff << 0), \
- (u16)(target) << 0)
- #define wlc_radio_2064_rcal_done(pi) \
- (0 != (read_radio_reg(pi, RADIO_2064_REG05C) & 0x20))
- #define tempsense_done(pi) \
- (0x8000 == (read_phy_reg(pi, 0x476) & 0x8000))
- #define LCNPHY_IQLOCC_READ(val) \
- ((u8)(-(s8)(((val) & 0xf0) >> 4) + (s8)((val) & 0x0f)))
- #define FIXED_TXPWR 78
- #define LCNPHY_TEMPSENSE(val) ((s16)((val > 255) ? (val - 512) : val))
- void wlc_lcnphy_write_table(struct brcms_phy *pi, const struct phytbl_info *pti)
- {
- wlc_phy_write_table(pi, pti, 0x455, 0x457, 0x456);
- }
- void wlc_lcnphy_read_table(struct brcms_phy *pi, struct phytbl_info *pti)
- {
- wlc_phy_read_table(pi, pti, 0x455, 0x457, 0x456);
- }
- static void
- wlc_lcnphy_common_read_table(struct brcms_phy *pi, u32 tbl_id,
- const u16 *tbl_ptr, u32 tbl_len,
- u32 tbl_width, u32 tbl_offset)
- {
- struct phytbl_info tab;
- tab.tbl_id = tbl_id;
- tab.tbl_ptr = tbl_ptr;
- tab.tbl_len = tbl_len;
- tab.tbl_width = tbl_width;
- tab.tbl_offset = tbl_offset;
- wlc_lcnphy_read_table(pi, &tab);
- }
- static void
- wlc_lcnphy_common_write_table(struct brcms_phy *pi, u32 tbl_id,
- const u16 *tbl_ptr, u32 tbl_len,
- u32 tbl_width, u32 tbl_offset)
- {
- struct phytbl_info tab;
- tab.tbl_id = tbl_id;
- tab.tbl_ptr = tbl_ptr;
- tab.tbl_len = tbl_len;
- tab.tbl_width = tbl_width;
- tab.tbl_offset = tbl_offset;
- wlc_lcnphy_write_table(pi, &tab);
- }
- static u32
- wlc_lcnphy_qdiv_roundup(u32 dividend, u32 divisor, u8 precision)
- {
- u32 quotient, remainder, roundup, rbit;
- quotient = dividend / divisor;
- remainder = dividend % divisor;
- rbit = divisor & 1;
- roundup = (divisor >> 1) + rbit;
- while (precision--) {
- quotient <<= 1;
- if (remainder >= roundup) {
- quotient++;
- remainder = ((remainder - roundup) << 1) + rbit;
- } else {
- remainder <<= 1;
- }
- }
- if (remainder >= roundup)
- quotient++;
- return quotient;
- }
- static int wlc_lcnphy_calc_floor(s16 coeff_x, int type)
- {
- int k;
- k = 0;
- if (type == 0) {
- if (coeff_x < 0)
- k = (coeff_x - 1) / 2;
- else
- k = coeff_x / 2;
- }
- if (type == 1) {
- if ((coeff_x + 1) < 0)
- k = (coeff_x) / 2;
- else
- k = (coeff_x + 1) / 2;
- }
- return k;
- }
- static void
- wlc_lcnphy_get_tx_gain(struct brcms_phy *pi, struct lcnphy_txgains *gains)
- {
- u16 dac_gain, rfgain0, rfgain1;
- dac_gain = read_phy_reg(pi, 0x439) >> 0;
- gains->dac_gain = (dac_gain & 0x380) >> 7;
- rfgain0 = (read_phy_reg(pi, 0x4b5) & (0xffff << 0)) >> 0;
- rfgain1 = (read_phy_reg(pi, 0x4fb) & (0x7fff << 0)) >> 0;
- gains->gm_gain = rfgain0 & 0xff;
- gains->pga_gain = (rfgain0 >> 8) & 0xff;
- gains->pad_gain = rfgain1 & 0xff;
- }
- static void wlc_lcnphy_set_dac_gain(struct brcms_phy *pi, u16 dac_gain)
- {
- u16 dac_ctrl;
- dac_ctrl = (read_phy_reg(pi, 0x439) >> 0);
- dac_ctrl = dac_ctrl & 0xc7f;
- dac_ctrl = dac_ctrl | (dac_gain << 7);
- mod_phy_reg(pi, 0x439, (0xfff << 0), (dac_ctrl) << 0);
- }
- static void wlc_lcnphy_set_tx_gain_override(struct brcms_phy *pi, bool bEnable)
- {
- u16 bit = bEnable ? 1 : 0;
- mod_phy_reg(pi, 0x4b0, (0x1 << 7), bit << 7);
- mod_phy_reg(pi, 0x4b0, (0x1 << 14), bit << 14);
- mod_phy_reg(pi, 0x43b, (0x1 << 6), bit << 6);
- }
- static void
- wlc_lcnphy_rx_gain_override_enable(struct brcms_phy *pi, bool enable)
- {
- u16 ebit = enable ? 1 : 0;
- mod_phy_reg(pi, 0x4b0, (0x1 << 8), ebit << 8);
- mod_phy_reg(pi, 0x44c, (0x1 << 0), ebit << 0);
- if (LCNREV_LT(pi->pubpi.phy_rev, 2)) {
- mod_phy_reg(pi, 0x44c, (0x1 << 4), ebit << 4);
- mod_phy_reg(pi, 0x44c, (0x1 << 6), ebit << 6);
- mod_phy_reg(pi, 0x4b0, (0x1 << 5), ebit << 5);
- mod_phy_reg(pi, 0x4b0, (0x1 << 6), ebit << 6);
- } else {
- mod_phy_reg(pi, 0x4b0, (0x1 << 12), ebit << 12);
- mod_phy_reg(pi, 0x4b0, (0x1 << 13), ebit << 13);
- mod_phy_reg(pi, 0x4b0, (0x1 << 5), ebit << 5);
- }
- if (CHSPEC_IS2G(pi->radio_chanspec)) {
- mod_phy_reg(pi, 0x4b0, (0x1 << 10), ebit << 10);
- mod_phy_reg(pi, 0x4e5, (0x1 << 3), ebit << 3);
- }
- }
- static void
- wlc_lcnphy_set_rx_gain_by_distribution(struct brcms_phy *pi,
- u16 trsw,
- u16 ext_lna,
- u16 biq2,
- u16 biq1,
- u16 tia, u16 lna2, u16 lna1)
- {
- u16 gain0_15, gain16_19;
- gain16_19 = biq2 & 0xf;
- gain0_15 = ((biq1 & 0xf) << 12) |
- ((tia & 0xf) << 8) |
- ((lna2 & 0x3) << 6) |
- ((lna2 & 0x3) << 4) |
- ((lna1 & 0x3) << 2) |
- ((lna1 & 0x3) << 0);
- mod_phy_reg(pi, 0x4b6, (0xffff << 0), gain0_15 << 0);
- mod_phy_reg(pi, 0x4b7, (0xf << 0), gain16_19 << 0);
- mod_phy_reg(pi, 0x4b1, (0x3 << 11), lna1 << 11);
- if (LCNREV_LT(pi->pubpi.phy_rev, 2)) {
- mod_phy_reg(pi, 0x4b1, (0x1 << 9), ext_lna << 9);
- mod_phy_reg(pi, 0x4b1, (0x1 << 10), ext_lna << 10);
- } else {
- mod_phy_reg(pi, 0x4b1, (0x1 << 10), 0 << 10);
- mod_phy_reg(pi, 0x4b1, (0x1 << 15), 0 << 15);
- mod_phy_reg(pi, 0x4b1, (0x1 << 9), ext_lna << 9);
- }
- mod_phy_reg(pi, 0x44d, (0x1 << 0), (!trsw) << 0);
- }
- static void wlc_lcnphy_set_trsw_override(struct brcms_phy *pi, bool tx, bool rx)
- {
- mod_phy_reg(pi, 0x44d,
- (0x1 << 1) |
- (0x1 << 0), (tx ? (0x1 << 1) : 0) | (rx ? (0x1 << 0) : 0));
- or_phy_reg(pi, 0x44c, (0x1 << 1) | (0x1 << 0));
- }
- static void wlc_lcnphy_clear_trsw_override(struct brcms_phy *pi)
- {
- and_phy_reg(pi, 0x44c, (u16) ~((0x1 << 1) | (0x1 << 0)));
- }
- static void wlc_lcnphy_set_rx_iq_comp(struct brcms_phy *pi, u16 a, u16 b)
- {
- mod_phy_reg(pi, 0x645, (0x3ff << 0), (a) << 0);
- mod_phy_reg(pi, 0x646, (0x3ff << 0), (b) << 0);
- mod_phy_reg(pi, 0x647, (0x3ff << 0), (a) << 0);
- mod_phy_reg(pi, 0x648, (0x3ff << 0), (b) << 0);
- mod_phy_reg(pi, 0x649, (0x3ff << 0), (a) << 0);
- mod_phy_reg(pi, 0x64a, (0x3ff << 0), (b) << 0);
- }
- static bool
- wlc_lcnphy_rx_iq_est(struct brcms_phy *pi,
- u16 num_samps,
- u8 wait_time, struct lcnphy_iq_est *iq_est)
- {
- int wait_count = 0;
- bool result = true;
- u8 phybw40;
- phybw40 = CHSPEC_IS40(pi->radio_chanspec);
- mod_phy_reg(pi, 0x6da, (0x1 << 5), (1) << 5);
- mod_phy_reg(pi, 0x410, (0x1 << 3), (0) << 3);
- mod_phy_reg(pi, 0x482, (0xffff << 0), (num_samps) << 0);
- mod_phy_reg(pi, 0x481, (0xff << 0), ((u16) wait_time) << 0);
- mod_phy_reg(pi, 0x481, (0x1 << 8), (0) << 8);
- mod_phy_reg(pi, 0x481, (0x1 << 9), (1) << 9);
- while (read_phy_reg(pi, 0x481) & (0x1 << 9)) {
- if (wait_count > (10 * 500)) {
- result = false;
- goto cleanup;
- }
- udelay(100);
- wait_count++;
- }
- iq_est->iq_prod = ((u32) read_phy_reg(pi, 0x483) << 16) |
- (u32) read_phy_reg(pi, 0x484);
- iq_est->i_pwr = ((u32) read_phy_reg(pi, 0x485) << 16) |
- (u32) read_phy_reg(pi, 0x486);
- iq_est->q_pwr = ((u32) read_phy_reg(pi, 0x487) << 16) |
- (u32) read_phy_reg(pi, 0x488);
- cleanup:
- mod_phy_reg(pi, 0x410, (0x1 << 3), (1) << 3);
- mod_phy_reg(pi, 0x6da, (0x1 << 5), (0) << 5);
- return result;
- }
- static bool wlc_lcnphy_calc_rx_iq_comp(struct brcms_phy *pi, u16 num_samps)
- {
- #define LCNPHY_MIN_RXIQ_PWR 2
- bool result;
- u16 a0_new, b0_new;
- struct lcnphy_iq_est iq_est = { 0, 0, 0 };
- s32 a, b, temp;
- s16 iq_nbits, qq_nbits, arsh, brsh;
- s32 iq;
- u32 ii, qq;
- struct brcms_phy_lcnphy *pi_lcn = pi->u.pi_lcnphy;
- a0_new = ((read_phy_reg(pi, 0x645) & (0x3ff << 0)) >> 0);
- b0_new = ((read_phy_reg(pi, 0x646) & (0x3ff << 0)) >> 0);
- mod_phy_reg(pi, 0x6d1, (0x1 << 2), (0) << 2);
- mod_phy_reg(pi, 0x64b, (0x1 << 6), (1) << 6);
- wlc_lcnphy_set_rx_iq_comp(pi, 0, 0);
- result = wlc_lcnphy_rx_iq_est(pi, num_samps, 32, &iq_est);
- if (!result)
- goto cleanup;
- iq = (s32) iq_est.iq_prod;
- ii = iq_est.i_pwr;
- qq = iq_est.q_pwr;
- if ((ii + qq) < LCNPHY_MIN_RXIQ_PWR) {
- result = false;
- goto cleanup;
- }
- iq_nbits = wlc_phy_nbits(iq);
- qq_nbits = wlc_phy_nbits(qq);
- arsh = 10 - (30 - iq_nbits);
- if (arsh >= 0) {
- a = (-(iq << (30 - iq_nbits)) + (ii >> (1 + arsh)));
- temp = (s32) (ii >> arsh);
- if (temp == 0)
- return false;
- } else {
- a = (-(iq << (30 - iq_nbits)) + (ii << (-1 - arsh)));
- temp = (s32) (ii << -arsh);
- if (temp == 0)
- return false;
- }
- a /= temp;
- brsh = qq_nbits - 31 + 20;
- if (brsh >= 0) {
- b = (qq << (31 - qq_nbits));
- temp = (s32) (ii >> brsh);
- if (temp == 0)
- return false;
- } else {
- b = (qq << (31 - qq_nbits));
- temp = (s32) (ii << -brsh);
- if (temp == 0)
- return false;
- }
- b /= temp;
- b -= a * a;
- b = (s32) int_sqrt((unsigned long) b);
- b -= (1 << 10);
- a0_new = (u16) (a & 0x3ff);
- b0_new = (u16) (b & 0x3ff);
- cleanup:
- wlc_lcnphy_set_rx_iq_comp(pi, a0_new, b0_new);
- mod_phy_reg(pi, 0x64b, (0x1 << 0), (1) << 0);
- mod_phy_reg(pi, 0x64b, (0x1 << 3), (1) << 3);
- pi_lcn->lcnphy_cal_results.rxiqcal_coeff_a0 = a0_new;
- pi_lcn->lcnphy_cal_results.rxiqcal_coeff_b0 = b0_new;
- return result;
- }
- static u32 wlc_lcnphy_measure_digital_power(struct brcms_phy *pi, u16 nsamples)
- {
- struct lcnphy_iq_est iq_est = { 0, 0, 0 };
- if (!wlc_lcnphy_rx_iq_est(pi, nsamples, 32, &iq_est))
- return 0;
- return (iq_est.i_pwr + iq_est.q_pwr) / nsamples;
- }
- static bool wlc_lcnphy_rx_iq_cal_gain(struct brcms_phy *pi, u16 biq1_gain,
- u16 tia_gain, u16 lna2_gain)
- {
- u32 i_thresh_l, q_thresh_l;
- u32 i_thresh_h, q_thresh_h;
- struct lcnphy_iq_est iq_est_h, iq_est_l;
- wlc_lcnphy_set_rx_gain_by_distribution(pi, 0, 0, 0, biq1_gain, tia_gain,
- lna2_gain, 0);
- wlc_lcnphy_rx_gain_override_enable(pi, true);
- wlc_lcnphy_start_tx_tone(pi, 2000, (40 >> 1), 0);
- udelay(500);
- write_radio_reg(pi, RADIO_2064_REG112, 0);
- if (!wlc_lcnphy_rx_iq_est(pi, 1024, 32, &iq_est_l))
- return false;
- wlc_lcnphy_start_tx_tone(pi, 2000, 40, 0);
- udelay(500);
- write_radio_reg(pi, RADIO_2064_REG112, 0);
- if (!wlc_lcnphy_rx_iq_est(pi, 1024, 32, &iq_est_h))
- return false;
- i_thresh_l = (iq_est_l.i_pwr << 1);
- i_thresh_h = (iq_est_l.i_pwr << 2) + iq_est_l.i_pwr;
- q_thresh_l = (iq_est_l.q_pwr << 1);
- q_thresh_h = (iq_est_l.q_pwr << 2) + iq_est_l.q_pwr;
- if ((iq_est_h.i_pwr > i_thresh_l) &&
- (iq_est_h.i_pwr < i_thresh_h) &&
- (iq_est_h.q_pwr > q_thresh_l) &&
- (iq_est_h.q_pwr < q_thresh_h))
- return true;
- return false;
- }
- static bool
- wlc_lcnphy_rx_iq_cal(struct brcms_phy *pi,
- const struct lcnphy_rx_iqcomp *iqcomp,
- int iqcomp_sz, bool tx_switch, bool rx_switch, int module,
- int tx_gain_idx)
- {
- struct lcnphy_txgains old_gains;
- u16 tx_pwr_ctrl;
- u8 tx_gain_index_old = 0;
- bool result = false, tx_gain_override_old = false;
- u16 i, Core1TxControl_old, RFOverride0_old,
- RFOverrideVal0_old, rfoverride2_old, rfoverride2val_old,
- rfoverride3_old, rfoverride3val_old, rfoverride4_old,
- rfoverride4val_old, afectrlovr_old, afectrlovrval_old;
- int tia_gain, lna2_gain, biq1_gain;
- bool set_gain;
- u16 old_sslpnCalibClkEnCtrl, old_sslpnRxFeClkEnCtrl;
- u16 values_to_save[11];
- s16 *ptr;
- struct brcms_phy_lcnphy *pi_lcn = pi->u.pi_lcnphy;
- ptr = kmalloc(sizeof(s16) * 131, GFP_ATOMIC);
- if (NULL == ptr)
- return false;
- if (module == 2) {
- while (iqcomp_sz--) {
- if (iqcomp[iqcomp_sz].chan ==
- CHSPEC_CHANNEL(pi->radio_chanspec)) {
- wlc_lcnphy_set_rx_iq_comp(pi,
- (u16)
- iqcomp[iqcomp_sz].a,
- (u16)
- iqcomp[iqcomp_sz].b);
- result = true;
- break;
- }
- }
- goto cal_done;
- }
- WARN_ON(module != 1);
- tx_pwr_ctrl = wlc_lcnphy_get_tx_pwr_ctrl(pi);
- wlc_lcnphy_set_tx_pwr_ctrl(pi, LCNPHY_TX_PWR_CTRL_OFF);
- for (i = 0; i < 11; i++)
- values_to_save[i] =
- read_radio_reg(pi, rxiq_cal_rf_reg[i]);
- Core1TxControl_old = read_phy_reg(pi, 0x631);
- or_phy_reg(pi, 0x631, 0x0015);
- RFOverride0_old = read_phy_reg(pi, 0x44c);
- RFOverrideVal0_old = read_phy_reg(pi, 0x44d);
- rfoverride2_old = read_phy_reg(pi, 0x4b0);
- rfoverride2val_old = read_phy_reg(pi, 0x4b1);
- rfoverride3_old = read_phy_reg(pi, 0x4f9);
- rfoverride3val_old = read_phy_reg(pi, 0x4fa);
- rfoverride4_old = read_phy_reg(pi, 0x938);
- rfoverride4val_old = read_phy_reg(pi, 0x939);
- afectrlovr_old = read_phy_reg(pi, 0x43b);
- afectrlovrval_old = read_phy_reg(pi, 0x43c);
- old_sslpnCalibClkEnCtrl = read_phy_reg(pi, 0x6da);
- old_sslpnRxFeClkEnCtrl = read_phy_reg(pi, 0x6db);
- tx_gain_override_old = wlc_lcnphy_tx_gain_override_enabled(pi);
- if (tx_gain_override_old) {
- wlc_lcnphy_get_tx_gain(pi, &old_gains);
- tx_gain_index_old = pi_lcn->lcnphy_current_index;
- }
- wlc_lcnphy_set_tx_pwr_by_index(pi, tx_gain_idx);
- mod_phy_reg(pi, 0x4f9, (0x1 << 0), 1 << 0);
- mod_phy_reg(pi, 0x4fa, (0x1 << 0), 0 << 0);
- mod_phy_reg(pi, 0x43b, (0x1 << 1), 1 << 1);
- mod_phy_reg(pi, 0x43c, (0x1 << 1), 0 << 1);
- write_radio_reg(pi, RADIO_2064_REG116, 0x06);
- write_radio_reg(pi, RADIO_2064_REG12C, 0x07);
- write_radio_reg(pi, RADIO_2064_REG06A, 0xd3);
- write_radio_reg(pi, RADIO_2064_REG098, 0x03);
- write_radio_reg(pi, RADIO_2064_REG00B, 0x7);
- mod_radio_reg(pi, RADIO_2064_REG113, 1 << 4, 1 << 4);
- write_radio_reg(pi, RADIO_2064_REG01D, 0x01);
- write_radio_reg(pi, RADIO_2064_REG114, 0x01);
- write_radio_reg(pi, RADIO_2064_REG02E, 0x10);
- write_radio_reg(pi, RADIO_2064_REG12A, 0x08);
- mod_phy_reg(pi, 0x938, (0x1 << 0), 1 << 0);
- mod_phy_reg(pi, 0x939, (0x1 << 0), 0 << 0);
- mod_phy_reg(pi, 0x938, (0x1 << 1), 1 << 1);
- mod_phy_reg(pi, 0x939, (0x1 << 1), 1 << 1);
- mod_phy_reg(pi, 0x938, (0x1 << 2), 1 << 2);
- mod_phy_reg(pi, 0x939, (0x1 << 2), 1 << 2);
- mod_phy_reg(pi, 0x938, (0x1 << 3), 1 << 3);
- mod_phy_reg(pi, 0x939, (0x1 << 3), 1 << 3);
- mod_phy_reg(pi, 0x938, (0x1 << 5), 1 << 5);
- mod_phy_reg(pi, 0x939, (0x1 << 5), 0 << 5);
- mod_phy_reg(pi, 0x43b, (0x1 << 0), 1 << 0);
- mod_phy_reg(pi, 0x43c, (0x1 << 0), 0 << 0);
- write_phy_reg(pi, 0x6da, 0xffff);
- or_phy_reg(pi, 0x6db, 0x3);
- wlc_lcnphy_set_trsw_override(pi, tx_switch, rx_switch);
- for (lna2_gain = 3; lna2_gain >= 0; lna2_gain--) {
- for (tia_gain = 4; tia_gain >= 0; tia_gain--) {
- for (biq1_gain = 6; biq1_gain >= 0; biq1_gain--) {
- set_gain = wlc_lcnphy_rx_iq_cal_gain(pi,
- (u16)
- biq1_gain,
- (u16)
- tia_gain,
- (u16)
- lna2_gain);
- if (!set_gain)
- continue;
- result = wlc_lcnphy_calc_rx_iq_comp(pi, 1024);
- goto stop_tone;
- }
- }
- }
- stop_tone:
- wlc_lcnphy_stop_tx_tone(pi);
- write_phy_reg(pi, 0x631, Core1TxControl_old);
- write_phy_reg(pi, 0x44c, RFOverrideVal0_old);
- write_phy_reg(pi, 0x44d, RFOverrideVal0_old);
- write_phy_reg(pi, 0x4b0, rfoverride2_old);
- write_phy_reg(pi, 0x4b1, rfoverride2val_old);
- write_phy_reg(pi, 0x4f9, rfoverride3_old);
- write_phy_reg(pi, 0x4fa, rfoverride3val_old);
- write_phy_reg(pi, 0x938, rfoverride4_old);
- write_phy_reg(pi, 0x939, rfoverride4val_old);
- write_phy_reg(pi, 0x43b, afectrlovr_old);
- write_phy_reg(pi, 0x43c, afectrlovrval_old);
- write_phy_reg(pi, 0x6da, old_sslpnCalibClkEnCtrl);
- write_phy_reg(pi, 0x6db, old_sslpnRxFeClkEnCtrl);
- wlc_lcnphy_clear_trsw_override(pi);
- mod_phy_reg(pi, 0x44c, (0x1 << 2), 0 << 2);
- for (i = 0; i < 11; i++)
- write_radio_reg(pi, rxiq_cal_rf_reg[i],
- values_to_save[i]);
- if (tx_gain_override_old)
- wlc_lcnphy_set_tx_pwr_by_index(pi, tx_gain_index_old);
- else
- wlc_lcnphy_disable_tx_gain_override(pi);
- wlc_lcnphy_set_tx_pwr_ctrl(pi, tx_pwr_ctrl);
- wlc_lcnphy_rx_gain_override_enable(pi, false);
- cal_done:
- kfree(ptr);
- return result;
- }
- s8 wlc_lcnphy_get_current_tx_pwr_idx(struct brcms_phy *pi)
- {
- s8 index;
- struct brcms_phy_lcnphy *pi_lcn = pi->u.pi_lcnphy;
- if (txpwrctrl_off(pi))
- index = pi_lcn->lcnphy_current_index;
- else if (wlc_lcnphy_tssi_based_pwr_ctrl_enabled(pi))
- index = (s8) (wlc_lcnphy_get_current_tx_pwr_idx_if_pwrctrl_on(
- pi) / 2);
- else
- index = pi_lcn->lcnphy_current_index;
- return index;
- }
- void wlc_lcnphy_crsuprs(struct brcms_phy *pi, int channel)
- {
- u16 afectrlovr, afectrlovrval;
- afectrlovr = read_phy_reg(pi, 0x43b);
- afectrlovrval = read_phy_reg(pi, 0x43c);
- if (channel != 0) {
- mod_phy_reg(pi, 0x43b, (0x1 << 1), (1) << 1);
- mod_phy_reg(pi, 0x43c, (0x1 << 1), (0) << 1);
- mod_phy_reg(pi, 0x43b, (0x1 << 4), (1) << 4);
- mod_phy_reg(pi, 0x43c, (0x1 << 6), (0) << 6);
- write_phy_reg(pi, 0x44b, 0xffff);
- wlc_lcnphy_tx_pu(pi, 1);
- mod_phy_reg(pi, 0x634, (0xff << 8), (0) << 8);
- or_phy_reg(pi, 0x6da, 0x0080);
- or_phy_reg(pi, 0x00a, 0x228);
- } else {
- and_phy_reg(pi, 0x00a, ~(0x228));
- and_phy_reg(pi, 0x6da, 0xFF7F);
- write_phy_reg(pi, 0x43b, afectrlovr);
- write_phy_reg(pi, 0x43c, afectrlovrval);
- }
- }
- static void wlc_lcnphy_toggle_afe_pwdn(struct brcms_phy *pi)
- {
- u16 save_AfeCtrlOvrVal, save_AfeCtrlOvr;
- save_AfeCtrlOvrVal = read_phy_reg(pi, 0x43c);
- save_AfeCtrlOvr = read_phy_reg(pi, 0x43b);
- write_phy_reg(pi, 0x43c, save_AfeCtrlOvrVal | 0x1);
- write_phy_reg(pi, 0x43b, save_AfeCtrlOvr | 0x1);
- write_phy_reg(pi, 0x43c, save_AfeCtrlOvrVal & 0xfffe);
- write_phy_reg(pi, 0x43b, save_AfeCtrlOvr & 0xfffe);
- write_phy_reg(pi, 0x43c, save_AfeCtrlOvrVal);
- write_phy_reg(pi, 0x43b, save_AfeCtrlOvr);
- }
- static void
- wlc_lcnphy_txrx_spur_avoidance_mode(struct brcms_phy *pi, bool enable)
- {
- if (enable) {
- write_phy_reg(pi, 0x942, 0x7);
- write_phy_reg(pi, 0x93b, ((1 << 13) + 23));
- write_phy_reg(pi, 0x93c, ((1 << 13) + 1989));
- write_phy_reg(pi, 0x44a, 0x084);
- write_phy_reg(pi, 0x44a, 0x080);
- write_phy_reg(pi, 0x6d3, 0x2222);
- write_phy_reg(pi, 0x6d3, 0x2220);
- } else {
- write_phy_reg(pi, 0x942, 0x0);
- write_phy_reg(pi, 0x93b, ((0 << 13) + 23));
- write_phy_reg(pi, 0x93c, ((0 << 13) + 1989));
- }
- wlapi_switch_macfreq(pi->sh->physhim, enable);
- }
- static void
- wlc_lcnphy_set_chanspec_tweaks(struct brcms_phy *pi, u16 chanspec)
- {
- u8 channel = CHSPEC_CHANNEL(chanspec);
- struct brcms_phy_lcnphy *pi_lcn = pi->u.pi_lcnphy;
- if (channel == 14)
- mod_phy_reg(pi, 0x448, (0x3 << 8), (2) << 8);
- else
- mod_phy_reg(pi, 0x448, (0x3 << 8), (1) << 8);
- pi_lcn->lcnphy_bandedge_corr = 2;
- if (channel == 1)
- pi_lcn->lcnphy_bandedge_corr = 4;
- if (channel == 1 || channel == 2 || channel == 3 ||
- channel == 4 || channel == 9 ||
- channel == 10 || channel == 11 || channel == 12) {
- bcma_chipco_pll_write(&pi->d11core->bus->drv_cc, 0x2,
- 0x03000c04);
- bcma_chipco_pll_maskset(&pi->d11core->bus->drv_cc, 0x3,
- ~0x00ffffff, 0x0);
- bcma_chipco_pll_write(&pi->d11core->bus->drv_cc, 0x4,
- 0x200005c0);
- bcma_cc_set32(&pi->d11core->bus->drv_cc, BCMA_CC_PMU_CTL,
- BCMA_CC_PMU_CTL_PLL_UPD);
- write_phy_reg(pi, 0x942, 0);
- wlc_lcnphy_txrx_spur_avoidance_mode(pi, false);
- pi_lcn->lcnphy_spurmod = false;
- mod_phy_reg(pi, 0x424, (0xff << 8), (0x1b) << 8);
- write_phy_reg(pi, 0x425, 0x5907);
- } else {
- bcma_chipco_pll_write(&pi->d11core->bus->drv_cc, 0x2,
- 0x03140c04);
- bcma_chipco_pll_maskset(&pi->d11core->bus->drv_cc, 0x3,
- ~0x00ffffff, 0x333333);
- bcma_chipco_pll_write(&pi->d11core->bus->drv_cc, 0x4,
- 0x202c2820);
- bcma_cc_set32(&pi->d11core->bus->drv_cc, BCMA_CC_PMU_CTL,
- BCMA_CC_PMU_CTL_PLL_UPD);
- write_phy_reg(pi, 0x942, 0);
- wlc_lcnphy_txrx_spur_avoidance_mode(pi, true);
- pi_lcn->lcnphy_spurmod = false;
- mod_phy_reg(pi, 0x424, (0xff << 8), (0x1f) << 8);
- write_phy_reg(pi, 0x425, 0x590a);
- }
- or_phy_reg(pi, 0x44a, 0x44);
- write_phy_reg(pi, 0x44a, 0x80);
- }
- static void
- wlc_lcnphy_radio_2064_channel_tune_4313(struct brcms_phy *pi, u8 channel)
- {
- uint i;
- const struct chan_info_2064_lcnphy *ci;
- u8 rfpll_doubler = 0;
- u8 pll_pwrup, pll_pwrup_ovr;
- s32 qFxtal, qFref, qFvco, qFcal;
- u8 d15, d16, f16, e44, e45;
- u32 div_int, div_frac, fvco3, fpfd, fref3, fcal_div;
- u16 loop_bw, d30, setCount;
- u8 h29, h28_ten, e30, h30_ten, cp_current;
- u16 g30, d28;
- ci = &chan_info_2064_lcnphy[0];
- rfpll_doubler = 1;
- mod_radio_reg(pi, RADIO_2064_REG09D, 0x4, 0x1 << 2);
- write_radio_reg(pi, RADIO_2064_REG09E, 0xf);
- if (!rfpll_doubler) {
- loop_bw = PLL_2064_LOOP_BW;
- d30 = PLL_2064_D30;
- } else {
- loop_bw = PLL_2064_LOOP_BW_DOUBLER;
- d30 = PLL_2064_D30_DOUBLER;
- }
- if (CHSPEC_IS2G(pi->radio_chanspec)) {
- for (i = 0; i < ARRAY_SIZE(chan_info_2064_lcnphy); i++)
- if (chan_info_2064_lcnphy[i].chan == channel)
- break;
- if (i >= ARRAY_SIZE(chan_info_2064_lcnphy))
- return;
- ci = &chan_info_2064_lcnphy[i];
- }
- write_radio_reg(pi, RADIO_2064_REG02A, ci->logen_buftune);
- mod_radio_reg(pi, RADIO_2064_REG030, 0x3, ci->logen_rccr_tx);
- mod_radio_reg(pi, RADIO_2064_REG091, 0x3, ci->txrf_mix_tune_ctrl);
- mod_radio_reg(pi, RADIO_2064_REG038, 0xf, ci->pa_input_tune_g);
- mod_radio_reg(pi, RADIO_2064_REG030, 0x3 << 2,
- (ci->logen_rccr_rx) << 2);
- mod_radio_reg(pi, RADIO_2064_REG05E, 0xf, ci->pa_rxrf_lna1_freq_tune);
- mod_radio_reg(pi, RADIO_2064_REG05E, (0xf) << 4,
- (ci->pa_rxrf_lna2_freq_tune) << 4);
- write_radio_reg(pi, RADIO_2064_REG06C, ci->rxrf_rxrf_spare1);
- pll_pwrup = (u8) read_radio_reg(pi, RADIO_2064_REG044);
- pll_pwrup_ovr = (u8) read_radio_reg(pi, RADIO_2064_REG12B);
- or_radio_reg(pi, RADIO_2064_REG044, 0x07);
- or_radio_reg(pi, RADIO_2064_REG12B, (0x07) << 1);
- e44 = 0;
- e45 = 0;
- fpfd = rfpll_doubler ? (pi->xtalfreq << 1) : (pi->xtalfreq);
- if (pi->xtalfreq > 26000000)
- e44 = 1;
- if (pi->xtalfreq > 52000000)
- e45 = 1;
- if (e44 == 0)
- fcal_div = 1;
- else if (e45 == 0)
- fcal_div = 2;
- else
- fcal_div = 4;
- fvco3 = (ci->freq * 3);
- fref3 = 2 * fpfd;
- qFxtal = wlc_lcnphy_qdiv_roundup(pi->xtalfreq, PLL_2064_MHZ, 16);
- qFref = wlc_lcnphy_qdiv_roundup(fpfd, PLL_2064_MHZ, 16);
- qFcal = pi->xtalfreq * fcal_div / PLL_2064_MHZ;
- qFvco = wlc_lcnphy_qdiv_roundup(fvco3, 2, 16);
- write_radio_reg(pi, RADIO_2064_REG04F, 0x02);
- d15 = (pi->xtalfreq * fcal_div * 4 / 5) / PLL_2064_MHZ - 1;
- write_radio_reg(pi, RADIO_2064_REG052, (0x07 & (d15 >> 2)));
- write_radio_reg(pi, RADIO_2064_REG053, (d15 & 0x3) << 5);
- d16 = (qFcal * 8 / (d15 + 1)) - 1;
- write_radio_reg(pi, RADIO_2064_REG051, d16);
- f16 = ((d16 + 1) * (d15 + 1)) / qFcal;
- setCount = f16 * 3 * (ci->freq) / 32 - 1;
- mod_radio_reg(pi, RADIO_2064_REG053, (0x0f << 0),
- (u8) (setCount >> 8));
- or_radio_reg(pi, RADIO_2064_REG053, 0x10);
- write_radio_reg(pi, RADIO_2064_REG054, (u8) (setCount & 0xff));
- div_int = ((fvco3 * (PLL_2064_MHZ >> 4)) / fref3) << 4;
- div_frac = ((fvco3 * (PLL_2064_MHZ >> 4)) % fref3) << 4;
- while (div_frac >= fref3) {
- div_int++;
- div_frac -= fref3;
- }
- div_frac = wlc_lcnphy_qdiv_roundup(div_frac, fref3, 20);
- mod_radio_reg(pi, RADIO_2064_REG045, (0x1f << 0),
- (u8) (div_int >> 4));
- mod_radio_reg(pi, RADIO_2064_REG046, (0x1f << 4),
- (u8) (div_int << 4));
- mod_radio_reg(pi, RADIO_2064_REG046, (0x0f << 0),
- (u8) (div_frac >> 16));
- write_radio_reg(pi, RADIO_2064_REG047, (u8) (div_frac >> 8) & 0xff);
- write_radio_reg(pi, RADIO_2064_REG048, (u8) div_frac & 0xff);
- write_radio_reg(pi, RADIO_2064_REG040, 0xfb);
- write_radio_reg(pi, RADIO_2064_REG041, 0x9A);
- write_radio_reg(pi, RADIO_2064_REG042, 0xA3);
- write_radio_reg(pi, RADIO_2064_REG043, 0x0C);
- h29 = LCN_BW_LMT / loop_bw;
- d28 = (((PLL_2064_HIGH_END_KVCO - PLL_2064_LOW_END_KVCO) *
- (fvco3 / 2 - PLL_2064_LOW_END_VCO)) /
- (PLL_2064_HIGH_END_VCO - PLL_2064_LOW_END_VCO))
- + PLL_2064_LOW_END_KVCO;
- h28_ten = (d28 * 10) / LCN_VCO_DIV;
- e30 = (d30 - LCN_OFFSET) / LCN_FACT;
- g30 = LCN_OFFSET + (e30 * LCN_FACT);
- h30_ten = (g30 * 10) / LCN_CUR_DIV;
- cp_current = ((LCN_CUR_LMT * h29 * LCN_MULT * 100) / h28_ten) / h30_ten;
- mod_radio_reg(pi, RADIO_2064_REG03C, 0x3f, cp_current);
- if (channel >= 1 && channel <= 5)
- write_radio_reg(pi, RADIO_2064_REG03C, 0x8);
- else
- write_radio_reg(pi, RADIO_2064_REG03C, 0x7);
- write_radio_reg(pi, RADIO_2064_REG03D, 0x3);
- mod_radio_reg(pi, RADIO_2064_REG044, 0x0c, 0x0c);
- udelay(1);
- wlc_2064_vco_cal(pi);
- write_radio_reg(pi, RADIO_2064_REG044, pll_pwrup);
- write_radio_reg(pi, RADIO_2064_REG12B, pll_pwrup_ovr);
- if (LCNREV_IS(pi->pubpi.phy_rev, 1)) {
- write_radio_reg(pi, RADIO_2064_REG038, 3);
- write_radio_reg(pi, RADIO_2064_REG091, 7);
- }
- if (!(pi->sh->boardflags & BFL_FEM)) {
- static const u8 reg038[14] = {
- 0xd, 0xe, 0xd, 0xd, 0xd, 0xc, 0xa,
- 0xb, 0xb, 0x3, 0x3, 0x2, 0x0, 0x0
- };
- write_radio_reg(pi, RADIO_2064_REG02A, 0xf);
- write_radio_reg(pi, RADIO_2064_REG091, 0x3);
- write_radio_reg(pi, RADIO_2064_REG038, 0x3);
- write_radio_reg(pi, RADIO_2064_REG038, reg038[channel - 1]);
- }
- }
- static int
- wlc_lcnphy_load_tx_iir_filter(struct brcms_phy *pi, bool is_ofdm, s16 filt_type)
- {
- s16 filt_index = -1;
- int j;
- u16 addr[] = {
- 0x910,
- 0x91e,
- 0x91f,
- 0x924,
- 0x925,
- 0x926,
- 0x920,
- 0x921,
- 0x927,
- 0x928,
- 0x929,
- 0x922,
- 0x923,
- 0x930,
- 0x931,
- 0x932
- };
- u16 addr_ofdm[] = {
- 0x90f,
- 0x900,
- 0x901,
- 0x906,
- 0x907,
- 0x908,
- 0x902,
- 0x903,
- 0x909,
- 0x90a,
- 0x90b,
- 0x904,
- 0x905,
- 0x90c,
- 0x90d,
- 0x90e
- };
- if (!is_ofdm) {
- for (j = 0; j < LCNPHY_NUM_TX_DIG_FILTERS_CCK; j++) {
- if (filt_type == LCNPHY_txdigfiltcoeffs_cck[j][0]) {
- filt_index = (s16) j;
- break;
- }
- }
- if (filt_index != -1) {
- for (j = 0; j < LCNPHY_NUM_DIG_FILT_COEFFS; j++)
- write_phy_reg(pi, addr[j],
- LCNPHY_txdigfiltcoeffs_cck
- [filt_index][j + 1]);
- }
- } else {
- for (j = 0; j < LCNPHY_NUM_TX_DIG_FILTERS_OFDM; j++) {
- if (filt_type == LCNPHY_txdigfiltcoeffs_ofdm[j][0]) {
- filt_index = (s16) j;
- break;
- }
- }
- if (filt_index != -1) {
- for (j = 0; j < LCNPHY_NUM_DIG_FILT_COEFFS; j++)
- write_phy_reg(pi, addr_ofdm[j],
- LCNPHY_txdigfiltcoeffs_ofdm
- [filt_index][j + 1]);
- }
- }
- return (filt_index != -1) ? 0 : -1;
- }
- static u16 wlc_lcnphy_get_pa_gain(struct brcms_phy *pi)
- {
- u16 pa_gain;
- pa_gain = (read_phy_reg(pi, 0x4fb) &
- LCNPHY_txgainctrlovrval1_pagain_ovr_val1_MASK) >>
- LCNPHY_txgainctrlovrval1_pagain_ovr_val1_SHIFT;
- return pa_gain;
- }
- static void wlc_lcnphy_set_tx_gain(struct brcms_phy *pi,
- struct lcnphy_txgains *target_gains)
- {
- u16 pa_gain = wlc_lcnphy_get_pa_gain(pi);
- mod_phy_reg(
- pi, 0x4b5,
- (0xffff << 0),
- ((target_gains->gm_gain) |
- (target_gains->pga_gain << 8)) <<
- 0);
- mod_phy_reg(pi, 0x4fb,
- (0x7fff << 0),
- ((target_gains->pad_gain) | (pa_gain << 8)) << 0);
- mod_phy_reg(
- pi, 0x4fc,
- (0xffff << 0),
- ((target_gains->gm_gain) |
- (target_gains->pga_gain << 8)) <<
- 0);
- mod_phy_reg(pi, 0x4fd,
- (0x7fff << 0),
- ((target_gains->pad_gain) | (pa_gain << 8)) << 0);
- wlc_lcnphy_set_dac_gain(pi, target_gains->dac_gain);
- wlc_lcnphy_enable_tx_gain_override(pi);
- }
- static u8 wlc_lcnphy_get_bbmult(struct brcms_phy *pi)
- {
- u16 m0m1;
- struct phytbl_info tab;
- tab.tbl_ptr = &m0m1;
- tab.tbl_len = 1;
- tab.tbl_id = LCNPHY_TBL_ID_IQLOCAL;
- tab.tbl_offset = 87;
- tab.tbl_width = 16;
- wlc_lcnphy_read_table(pi, &tab);
- return (u8) ((m0m1 & 0xff00) >> 8);
- }
- static void wlc_lcnphy_set_bbmult(struct brcms_phy *pi, u8 m0)
- {
- u16 m0m1 = (u16) m0 << 8;
- struct phytbl_info tab;
- tab.tbl_ptr = &m0m1;
- tab.tbl_len = 1;
- tab.tbl_id = LCNPHY_TBL_ID_IQLOCAL;
- tab.tbl_offset = 87;
- tab.tbl_width = 16;
- wlc_lcnphy_write_table(pi, &tab);
- }
- static void wlc_lcnphy_clear_tx_power_offsets(struct brcms_phy *pi)
- {
- u32 data_buf[64];
- struct phytbl_info tab;
- memset(data_buf, 0, sizeof(data_buf));
- tab.tbl_id = LCNPHY_TBL_ID_TXPWRCTL;
- tab.tbl_width = 32;
- tab.tbl_ptr = data_buf;
- if (!wlc_lcnphy_tempsense_based_pwr_ctrl_enabled(pi)) {
- tab.tbl_len = 30;
- tab.tbl_offset = LCNPHY_TX_PWR_CTRL_RATE_OFFSET;
- wlc_lcnphy_write_table(pi, &tab);
- }
- tab.tbl_len = 64;
- tab.tbl_offset = LCNPHY_TX_PWR_CTRL_MAC_OFFSET;
- wlc_lcnphy_write_table(pi, &tab);
- }
- enum lcnphy_tssi_mode {
- LCNPHY_TSSI_PRE_PA,
- LCNPHY_TSSI_POST_PA,
- LCNPHY_TSSI_EXT
- };
- static void
- wlc_lcnphy_set_tssi_mux(struct brcms_phy *pi, enum lcnphy_tssi_mode pos)
- {
- mod_phy_reg(pi, 0x4d7, (0x1 << 0), (0x1) << 0);
- mod_phy_reg(pi, 0x4d7, (0x1 << 6), (1) << 6);
- if (LCNPHY_TSSI_POST_PA == pos) {
- mod_phy_reg(pi, 0x4d9, (0x1 << 2), (0) << 2);
- mod_phy_reg(pi, 0x4d9, (0x1 << 3), (1) << 3);
- if (LCNREV_IS(pi->pubpi.phy_rev, 2)) {
- mod_radio_reg(pi, RADIO_2064_REG086, 0x4, 0x4);
- } else {
- mod_radio_reg(pi, RADIO_2064_REG03A, 1, 0x1);
- mod_radio_reg(pi, RADIO_2064_REG11A, 0x8, 0x8);
- mod_radio_reg(pi, RADIO_2064_REG028, 0x1, 0x0);
- mod_radio_reg(pi, RADIO_2064_REG11A, 0x4, 1<<2);
- mod_radio_reg(pi, RADIO_2064_REG036, 0x10, 0x0);
- mod_radio_reg(pi, RADIO_2064_REG11A, 0x10, 1<<4);
- mod_radio_reg(pi, RADIO_2064_REG036, 0x3, 0x0);
- mod_radio_reg(pi, RADIO_2064_REG035, 0xff, 0x77);
- mod_radio_reg(pi, RADIO_2064_REG028, 0x1e, 0xe<<1);
- mod_radio_reg(pi, RADIO_2064_REG112, 0x80, 1<<7);
- mod_radio_reg(pi, RADIO_2064_REG005, 0x7, 1<<1);
- mod_radio_reg(pi, RADIO_2064_REG029, 0xf0, 0<<4);
- }
- } else {
- mod_phy_reg(pi, 0x4d9, (0x1 << 2), (0x1) << 2);
- mod_phy_reg(pi, 0x4d9, (0x1 << 3), (0) << 3);
- if (LCNREV_IS(pi->pubpi.phy_rev, 2)) {
- mod_radio_reg(pi, RADIO_2064_REG086, 0x4, 0x4);
- } else {
- mod_radio_reg(pi, RADIO_2064_REG03A, 1, 0);
- mod_radio_reg(pi, RADIO_2064_REG11A, 0x8, 0x8);
- }
- }
- mod_phy_reg(pi, 0x637, (0x3 << 14), (0) << 14);
- if (LCNPHY_TSSI_EXT == pos) {
- write_radio_reg(pi, RADIO_2064_REG07F, 1);
- mod_radio_reg(pi, RADIO_2064_REG005, 0x7, 0x2);
- mod_radio_reg(pi, RADIO_2064_REG112, 0x80, 0x1 << 7);
- mod_radio_reg(pi, RADIO_2064_REG028, 0x1f, 0x3);
- }
- }
- static u16 wlc_lcnphy_rfseq_tbl_adc_pwrup(struct brcms_phy *pi)
- {
- u16 N1, N2, N3, N4, N5, N6, N;
- N1 = ((read_phy_reg(pi, 0x4a5) & (0xff << 0))
- >> 0);
- N2 = 1 << ((read_phy_reg(pi, 0x4a5) & (0x7 << 12))
- >> 12);
- N3 = ((read_phy_reg(pi, 0x40d) & (0xff << 0))
- >> 0);
- N4 = 1 << ((read_phy_reg(pi, 0x40d) &…