PageRenderTime 33ms CodeModel.GetById 11ms RepoModel.GetById 0ms app.codeStats 0ms

/drivers/net/wireless/tiwlan1251/common/src/hal/FirmwareApi/public_host_int.h

http://github.com/CyanogenMod/cm-kernel
C Header | 105 lines | 24 code | 21 blank | 60 comment | 0 complexity | f13952b9384df0a436a0ae125fd97011 MD5 | raw file
Possible License(s): AGPL-1.0, GPL-2.0, LGPL-2.0
  1. /****************************************************************************
  2. **+-----------------------------------------------------------------------+**
  3. **| |**
  4. **| Copyright(c) 1998 - 2008 Texas Instruments. All rights reserved. |**
  5. **| All rights reserved. |**
  6. **| |**
  7. **| Redistribution and use in source and binary forms, with or without |**
  8. **| modification, are permitted provided that the following conditions |**
  9. **| are met: |**
  10. **| |**
  11. **| * Redistributions of source code must retain the above copyright |**
  12. **| notice, this list of conditions and the following disclaimer. |**
  13. **| * Redistributions in binary form must reproduce the above copyright |**
  14. **| notice, this list of conditions and the following disclaimer in |**
  15. **| the documentation and/or other materials provided with the |**
  16. **| distribution. |**
  17. **| * Neither the name Texas Instruments nor the names of its |**
  18. **| contributors may be used to endorse or promote products derived |**
  19. **| from this software without specific prior written permission. |**
  20. **| |**
  21. **| THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS |**
  22. **| "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT |**
  23. **| LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR |**
  24. **| A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT |**
  25. **| OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, |**
  26. **| SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT |**
  27. **| LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |**
  28. **| DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |**
  29. **| THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |**
  30. **| (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |**
  31. **| OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |**
  32. **| |**
  33. **+-----------------------------------------------------------------------+**
  34. ****************************************************************************/
  35. #ifndef PUBLIC_HOST_INT_H
  36. #define PUBLIC_HOST_INT_H
  37. #include "public_types.h"
  38. /*************************************************************************
  39. Host Interrupt Register (WiLink -> Host)
  40. **************************************************************************/
  41. #define ACX_INTR_RX0_DATA BIT_0 /* RX packet is ready in Xfer buffer #0*/
  42. #define ACX_INTR_TX_RESULT BIT_1 /* TX result(s) are in the TX complete buffer */
  43. #define ACX_INTR_TX_XFR BIT_2 /* OBSOLETE*/
  44. #define ACX_INTR_RX1_DATA BIT_3 /* RX packet is ready in Xfer buffer #1*/
  45. #define ACX_INTR_EVENT_A BIT_4 /* Event was entered to Event MBOX #A*/
  46. #define ACX_INTR_EVENT_B BIT_5 /* Event was entered to Event MBOX #B */
  47. #define ACX_INTR_WAKE_ON_HOST BIT_6 /* OBSOLETE */
  48. #define ACX_INTR_TRACE_A BIT_7 /* Trace meassge on MBOX #A*/
  49. #define ACX_INTR_TRACE_B BIT_8 /* Trace meassge on MBOX #B*/
  50. #define ACX_INTR_CMD_COMPLETE BIT_9 /* Command processing completion*/
  51. #define ACX_INTR_INIT_COMPLETE BIT_14 /* Init sequence is done*/
  52. #define ACX_INTR_ALL 0xFFFFFFFF
  53. /*************************************************************************
  54. Interrupt Trigger Register (Host -> WiLink)
  55. **************************************************************************/
  56. /******** Hardware to Embedded CPU Interrupts - first 32-bit register set ********/
  57. #define INTR_TRIG_CMD BIT_0 /* Host Command Interrupt. Setting this bit masks*/
  58. /* the interrupt that the host issues to inform*/
  59. /* the FW that it has sent a command*/
  60. /* to the Wlan hardware Command Mailbox.*/
  61. #define INTR_TRIG_EVENT_ACK BIT_1 /* Host Event Acknowlegde Interrupt. The host */
  62. /* sets this bit to acknowledge that it received*/
  63. /* the unsolicited information from the event*/
  64. /* mailbox.*/
  65. #define INTR_TRIG_TX_PROC0 BIT_2 /* The host sets this bit to inform the Wlan */
  66. /* FW that a TX packet is in the XFER */
  67. /* Buffer #0.*/
  68. #define INTR_TRIG_RX_PROC0 BIT_3 /* The host sets this bit to inform the FW */
  69. /* that it read a packet from RX XFER */
  70. /* Buffer #0.*/
  71. #define INTR_TRIG_DEBUG_ACK BIT_4
  72. #define INTR_TRIG_STATE_CHANGED BIT_5
  73. /******** Hardware to Embedded CPU Interrupts - second 32-bit register set ********/
  74. #define INTR_TRIG_RX_PROC1 BIT_17 /* The host sets this bit to inform the FW */
  75. /* that it read a packet from RX XFER */
  76. /* Buffer #1. */
  77. #define INTR_TRIG_TX_PROC1 BIT_18 /* The host sets this bit to inform the Wlan */
  78. /* hardware that a TX packet is in the XFER */
  79. /* Buffer #1.*/
  80. #endif