/Documentation/powerpc/dts-bindings/fsl/mpc5121-psc.txt

https://bitbucket.org/abioy/linux · Plain Text · 70 lines · 57 code · 13 blank · 0 comment · 0 complexity · f4b61c9b369b6081fe6d1cc73f1ef0b0 MD5 · raw file

  1. MPC5121 PSC Device Tree Bindings
  2. PSC in UART mode
  3. ----------------
  4. For PSC in UART mode the needed PSC serial devices
  5. are specified by fsl,mpc5121-psc-uart nodes in the
  6. fsl,mpc5121-immr SoC node. Additionally the PSC FIFO
  7. Controller node fsl,mpc5121-psc-fifo is requered there:
  8. fsl,mpc5121-psc-uart nodes
  9. --------------------------
  10. Required properties :
  11. - compatible : Should contain "fsl,mpc5121-psc-uart" and "fsl,mpc5121-psc"
  12. - cell-index : Index of the PSC in hardware
  13. - reg : Offset and length of the register set for the PSC device
  14. - interrupts : <a b> where a is the interrupt number of the
  15. PSC FIFO Controller and b is a field that represents an
  16. encoding of the sense and level information for the interrupt.
  17. - interrupt-parent : the phandle for the interrupt controller that
  18. services interrupts for this device.
  19. Recommended properties :
  20. - fsl,rx-fifo-size : the size of the RX fifo slice (a multiple of 4)
  21. - fsl,tx-fifo-size : the size of the TX fifo slice (a multiple of 4)
  22. fsl,mpc5121-psc-fifo node
  23. -------------------------
  24. Required properties :
  25. - compatible : Should be "fsl,mpc5121-psc-fifo"
  26. - reg : Offset and length of the register set for the PSC
  27. FIFO Controller
  28. - interrupts : <a b> where a is the interrupt number of the
  29. PSC FIFO Controller and b is a field that represents an
  30. encoding of the sense and level information for the interrupt.
  31. - interrupt-parent : the phandle for the interrupt controller that
  32. services interrupts for this device.
  33. Example for a board using PSC0 and PSC1 devices in serial mode:
  34. serial@11000 {
  35. compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
  36. cell-index = <0>;
  37. reg = <0x11000 0x100>;
  38. interrupts = <40 0x8>;
  39. interrupt-parent = < &ipic >;
  40. fsl,rx-fifo-size = <16>;
  41. fsl,tx-fifo-size = <16>;
  42. };
  43. serial@11100 {
  44. compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
  45. cell-index = <1>;
  46. reg = <0x11100 0x100>;
  47. interrupts = <40 0x8>;
  48. interrupt-parent = < &ipic >;
  49. fsl,rx-fifo-size = <16>;
  50. fsl,tx-fifo-size = <16>;
  51. };
  52. pscfifo@11f00 {
  53. compatible = "fsl,mpc5121-psc-fifo";
  54. reg = <0x11f00 0x100>;
  55. interrupts = <40 0x8>;
  56. interrupt-parent = < &ipic >;
  57. };