/drivers/media/dvb/dvb-usb/af9005.h

https://bitbucket.org/abioy/linux · C Header · 3496 lines · 3429 code · 37 blank · 30 comment · 0 complexity · cef962f98f5af4cceb8a01d2fd22e738 MD5 · raw file

Large files are truncated click here to view the full file

  1. /* Common header-file of the Linux driver for the Afatech 9005
  2. * USB1.1 DVB-T receiver.
  3. *
  4. * Copyright (C) 2007 Luca Olivetti (luca@ventoso.org)
  5. *
  6. * Thanks to Afatech who kindly provided information.
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. *
  22. * see Documentation/dvb/README.dvb-usb for more information
  23. */
  24. #ifndef _DVB_USB_AF9005_H_
  25. #define _DVB_USB_AF9005_H_
  26. #define DVB_USB_LOG_PREFIX "af9005"
  27. #include "dvb-usb.h"
  28. extern int dvb_usb_af9005_debug;
  29. #define deb_info(args...) dprintk(dvb_usb_af9005_debug,0x01,args)
  30. #define deb_xfer(args...) dprintk(dvb_usb_af9005_debug,0x02,args)
  31. #define deb_rc(args...) dprintk(dvb_usb_af9005_debug,0x04,args)
  32. #define deb_reg(args...) dprintk(dvb_usb_af9005_debug,0x08,args)
  33. #define deb_i2c(args...) dprintk(dvb_usb_af9005_debug,0x10,args)
  34. #define deb_fw(args...) dprintk(dvb_usb_af9005_debug,0x20,args)
  35. extern int dvb_usb_af9005_led;
  36. /* firmware */
  37. #define FW_BULKOUT_SIZE 250
  38. enum {
  39. FW_CONFIG,
  40. FW_CONFIRM,
  41. FW_BOOT
  42. };
  43. /* af9005 commands */
  44. #define AF9005_OFDM_REG 0
  45. #define AF9005_TUNER_REG 1
  46. #define AF9005_REGISTER_RW 0x20
  47. #define AF9005_REGISTER_RW_ACK 0x21
  48. #define AF9005_CMD_OFDM_REG 0x00
  49. #define AF9005_CMD_TUNER 0x80
  50. #define AF9005_CMD_BURST 0x02
  51. #define AF9005_CMD_AUTOINC 0x04
  52. #define AF9005_CMD_READ 0x00
  53. #define AF9005_CMD_WRITE 0x01
  54. /* af9005 registers */
  55. #define APO_REG_RESET 0xAEFF
  56. #define APO_REG_I2C_RW_CAN_TUNER 0xF000
  57. #define APO_REG_I2C_RW_SILICON_TUNER 0xF001
  58. #define APO_REG_GPIO_RW_SILICON_TUNER 0xFFFE /* also for OFSM */
  59. #define APO_REG_TRIGGER_OFSM 0xFFFF /* also for OFSM */
  60. /***********************************************************************
  61. * Apollo Registers from VLSI *
  62. ***********************************************************************/
  63. #define xd_p_reg_aagc_inverted_agc 0xA000
  64. #define reg_aagc_inverted_agc_pos 0
  65. #define reg_aagc_inverted_agc_len 1
  66. #define reg_aagc_inverted_agc_lsb 0
  67. #define xd_p_reg_aagc_sign_only 0xA000
  68. #define reg_aagc_sign_only_pos 1
  69. #define reg_aagc_sign_only_len 1
  70. #define reg_aagc_sign_only_lsb 0
  71. #define xd_p_reg_aagc_slow_adc_en 0xA000
  72. #define reg_aagc_slow_adc_en_pos 2
  73. #define reg_aagc_slow_adc_en_len 1
  74. #define reg_aagc_slow_adc_en_lsb 0
  75. #define xd_p_reg_aagc_slow_adc_scale 0xA000
  76. #define reg_aagc_slow_adc_scale_pos 3
  77. #define reg_aagc_slow_adc_scale_len 5
  78. #define reg_aagc_slow_adc_scale_lsb 0
  79. #define xd_p_reg_aagc_check_slow_adc_lock 0xA001
  80. #define reg_aagc_check_slow_adc_lock_pos 0
  81. #define reg_aagc_check_slow_adc_lock_len 1
  82. #define reg_aagc_check_slow_adc_lock_lsb 0
  83. #define xd_p_reg_aagc_init_control 0xA001
  84. #define reg_aagc_init_control_pos 1
  85. #define reg_aagc_init_control_len 1
  86. #define reg_aagc_init_control_lsb 0
  87. #define xd_p_reg_aagc_total_gain_sel 0xA001
  88. #define reg_aagc_total_gain_sel_pos 2
  89. #define reg_aagc_total_gain_sel_len 2
  90. #define reg_aagc_total_gain_sel_lsb 0
  91. #define xd_p_reg_aagc_out_inv 0xA001
  92. #define reg_aagc_out_inv_pos 5
  93. #define reg_aagc_out_inv_len 1
  94. #define reg_aagc_out_inv_lsb 0
  95. #define xd_p_reg_aagc_int_en 0xA001
  96. #define reg_aagc_int_en_pos 6
  97. #define reg_aagc_int_en_len 1
  98. #define reg_aagc_int_en_lsb 0
  99. #define xd_p_reg_aagc_lock_change_flag 0xA001
  100. #define reg_aagc_lock_change_flag_pos 7
  101. #define reg_aagc_lock_change_flag_len 1
  102. #define reg_aagc_lock_change_flag_lsb 0
  103. #define xd_p_reg_aagc_rf_loop_bw_scale_acquire 0xA002
  104. #define reg_aagc_rf_loop_bw_scale_acquire_pos 0
  105. #define reg_aagc_rf_loop_bw_scale_acquire_len 5
  106. #define reg_aagc_rf_loop_bw_scale_acquire_lsb 0
  107. #define xd_p_reg_aagc_rf_loop_bw_scale_track 0xA003
  108. #define reg_aagc_rf_loop_bw_scale_track_pos 0
  109. #define reg_aagc_rf_loop_bw_scale_track_len 5
  110. #define reg_aagc_rf_loop_bw_scale_track_lsb 0
  111. #define xd_p_reg_aagc_if_loop_bw_scale_acquire 0xA004
  112. #define reg_aagc_if_loop_bw_scale_acquire_pos 0
  113. #define reg_aagc_if_loop_bw_scale_acquire_len 5
  114. #define reg_aagc_if_loop_bw_scale_acquire_lsb 0
  115. #define xd_p_reg_aagc_if_loop_bw_scale_track 0xA005
  116. #define reg_aagc_if_loop_bw_scale_track_pos 0
  117. #define reg_aagc_if_loop_bw_scale_track_len 5
  118. #define reg_aagc_if_loop_bw_scale_track_lsb 0
  119. #define xd_p_reg_aagc_max_rf_agc_7_0 0xA006
  120. #define reg_aagc_max_rf_agc_7_0_pos 0
  121. #define reg_aagc_max_rf_agc_7_0_len 8
  122. #define reg_aagc_max_rf_agc_7_0_lsb 0
  123. #define xd_p_reg_aagc_max_rf_agc_9_8 0xA007
  124. #define reg_aagc_max_rf_agc_9_8_pos 0
  125. #define reg_aagc_max_rf_agc_9_8_len 2
  126. #define reg_aagc_max_rf_agc_9_8_lsb 8
  127. #define xd_p_reg_aagc_min_rf_agc_7_0 0xA008
  128. #define reg_aagc_min_rf_agc_7_0_pos 0
  129. #define reg_aagc_min_rf_agc_7_0_len 8
  130. #define reg_aagc_min_rf_agc_7_0_lsb 0
  131. #define xd_p_reg_aagc_min_rf_agc_9_8 0xA009
  132. #define reg_aagc_min_rf_agc_9_8_pos 0
  133. #define reg_aagc_min_rf_agc_9_8_len 2
  134. #define reg_aagc_min_rf_agc_9_8_lsb 8
  135. #define xd_p_reg_aagc_max_if_agc_7_0 0xA00A
  136. #define reg_aagc_max_if_agc_7_0_pos 0
  137. #define reg_aagc_max_if_agc_7_0_len 8
  138. #define reg_aagc_max_if_agc_7_0_lsb 0
  139. #define xd_p_reg_aagc_max_if_agc_9_8 0xA00B
  140. #define reg_aagc_max_if_agc_9_8_pos 0
  141. #define reg_aagc_max_if_agc_9_8_len 2
  142. #define reg_aagc_max_if_agc_9_8_lsb 8
  143. #define xd_p_reg_aagc_min_if_agc_7_0 0xA00C
  144. #define reg_aagc_min_if_agc_7_0_pos 0
  145. #define reg_aagc_min_if_agc_7_0_len 8
  146. #define reg_aagc_min_if_agc_7_0_lsb 0
  147. #define xd_p_reg_aagc_min_if_agc_9_8 0xA00D
  148. #define reg_aagc_min_if_agc_9_8_pos 0
  149. #define reg_aagc_min_if_agc_9_8_len 2
  150. #define reg_aagc_min_if_agc_9_8_lsb 8
  151. #define xd_p_reg_aagc_lock_sample_scale 0xA00E
  152. #define reg_aagc_lock_sample_scale_pos 0
  153. #define reg_aagc_lock_sample_scale_len 5
  154. #define reg_aagc_lock_sample_scale_lsb 0
  155. #define xd_p_reg_aagc_rf_agc_lock_scale_acquire 0xA00F
  156. #define reg_aagc_rf_agc_lock_scale_acquire_pos 0
  157. #define reg_aagc_rf_agc_lock_scale_acquire_len 3
  158. #define reg_aagc_rf_agc_lock_scale_acquire_lsb 0
  159. #define xd_p_reg_aagc_rf_agc_lock_scale_track 0xA00F
  160. #define reg_aagc_rf_agc_lock_scale_track_pos 3
  161. #define reg_aagc_rf_agc_lock_scale_track_len 3
  162. #define reg_aagc_rf_agc_lock_scale_track_lsb 0
  163. #define xd_p_reg_aagc_if_agc_lock_scale_acquire 0xA010
  164. #define reg_aagc_if_agc_lock_scale_acquire_pos 0
  165. #define reg_aagc_if_agc_lock_scale_acquire_len 3
  166. #define reg_aagc_if_agc_lock_scale_acquire_lsb 0
  167. #define xd_p_reg_aagc_if_agc_lock_scale_track 0xA010
  168. #define reg_aagc_if_agc_lock_scale_track_pos 3
  169. #define reg_aagc_if_agc_lock_scale_track_len 3
  170. #define reg_aagc_if_agc_lock_scale_track_lsb 0
  171. #define xd_p_reg_aagc_rf_top_numerator_7_0 0xA011
  172. #define reg_aagc_rf_top_numerator_7_0_pos 0
  173. #define reg_aagc_rf_top_numerator_7_0_len 8
  174. #define reg_aagc_rf_top_numerator_7_0_lsb 0
  175. #define xd_p_reg_aagc_rf_top_numerator_9_8 0xA012
  176. #define reg_aagc_rf_top_numerator_9_8_pos 0
  177. #define reg_aagc_rf_top_numerator_9_8_len 2
  178. #define reg_aagc_rf_top_numerator_9_8_lsb 8
  179. #define xd_p_reg_aagc_if_top_numerator_7_0 0xA013
  180. #define reg_aagc_if_top_numerator_7_0_pos 0
  181. #define reg_aagc_if_top_numerator_7_0_len 8
  182. #define reg_aagc_if_top_numerator_7_0_lsb 0
  183. #define xd_p_reg_aagc_if_top_numerator_9_8 0xA014
  184. #define reg_aagc_if_top_numerator_9_8_pos 0
  185. #define reg_aagc_if_top_numerator_9_8_len 2
  186. #define reg_aagc_if_top_numerator_9_8_lsb 8
  187. #define xd_p_reg_aagc_adc_out_desired_7_0 0xA015
  188. #define reg_aagc_adc_out_desired_7_0_pos 0
  189. #define reg_aagc_adc_out_desired_7_0_len 8
  190. #define reg_aagc_adc_out_desired_7_0_lsb 0
  191. #define xd_p_reg_aagc_adc_out_desired_8 0xA016
  192. #define reg_aagc_adc_out_desired_8_pos 0
  193. #define reg_aagc_adc_out_desired_8_len 1
  194. #define reg_aagc_adc_out_desired_8_lsb 0
  195. #define xd_p_reg_aagc_fixed_gain 0xA016
  196. #define reg_aagc_fixed_gain_pos 3
  197. #define reg_aagc_fixed_gain_len 1
  198. #define reg_aagc_fixed_gain_lsb 0
  199. #define xd_p_reg_aagc_lock_count_th 0xA016
  200. #define reg_aagc_lock_count_th_pos 4
  201. #define reg_aagc_lock_count_th_len 4
  202. #define reg_aagc_lock_count_th_lsb 0
  203. #define xd_p_reg_aagc_fixed_rf_agc_control_7_0 0xA017
  204. #define reg_aagc_fixed_rf_agc_control_7_0_pos 0
  205. #define reg_aagc_fixed_rf_agc_control_7_0_len 8
  206. #define reg_aagc_fixed_rf_agc_control_7_0_lsb 0
  207. #define xd_p_reg_aagc_fixed_rf_agc_control_15_8 0xA018
  208. #define reg_aagc_fixed_rf_agc_control_15_8_pos 0
  209. #define reg_aagc_fixed_rf_agc_control_15_8_len 8
  210. #define reg_aagc_fixed_rf_agc_control_15_8_lsb 8
  211. #define xd_p_reg_aagc_fixed_rf_agc_control_23_16 0xA019
  212. #define reg_aagc_fixed_rf_agc_control_23_16_pos 0
  213. #define reg_aagc_fixed_rf_agc_control_23_16_len 8
  214. #define reg_aagc_fixed_rf_agc_control_23_16_lsb 16
  215. #define xd_p_reg_aagc_fixed_rf_agc_control_30_24 0xA01A
  216. #define reg_aagc_fixed_rf_agc_control_30_24_pos 0
  217. #define reg_aagc_fixed_rf_agc_control_30_24_len 7
  218. #define reg_aagc_fixed_rf_agc_control_30_24_lsb 24
  219. #define xd_p_reg_aagc_fixed_if_agc_control_7_0 0xA01B
  220. #define reg_aagc_fixed_if_agc_control_7_0_pos 0
  221. #define reg_aagc_fixed_if_agc_control_7_0_len 8
  222. #define reg_aagc_fixed_if_agc_control_7_0_lsb 0
  223. #define xd_p_reg_aagc_fixed_if_agc_control_15_8 0xA01C
  224. #define reg_aagc_fixed_if_agc_control_15_8_pos 0
  225. #define reg_aagc_fixed_if_agc_control_15_8_len 8
  226. #define reg_aagc_fixed_if_agc_control_15_8_lsb 8
  227. #define xd_p_reg_aagc_fixed_if_agc_control_23_16 0xA01D
  228. #define reg_aagc_fixed_if_agc_control_23_16_pos 0
  229. #define reg_aagc_fixed_if_agc_control_23_16_len 8
  230. #define reg_aagc_fixed_if_agc_control_23_16_lsb 16
  231. #define xd_p_reg_aagc_fixed_if_agc_control_30_24 0xA01E
  232. #define reg_aagc_fixed_if_agc_control_30_24_pos 0
  233. #define reg_aagc_fixed_if_agc_control_30_24_len 7
  234. #define reg_aagc_fixed_if_agc_control_30_24_lsb 24
  235. #define xd_p_reg_aagc_rf_agc_unlock_numerator 0xA01F
  236. #define reg_aagc_rf_agc_unlock_numerator_pos 0
  237. #define reg_aagc_rf_agc_unlock_numerator_len 6
  238. #define reg_aagc_rf_agc_unlock_numerator_lsb 0
  239. #define xd_p_reg_aagc_if_agc_unlock_numerator 0xA020
  240. #define reg_aagc_if_agc_unlock_numerator_pos 0
  241. #define reg_aagc_if_agc_unlock_numerator_len 6
  242. #define reg_aagc_if_agc_unlock_numerator_lsb 0
  243. #define xd_p_reg_unplug_th 0xA021
  244. #define reg_unplug_th_pos 0
  245. #define reg_unplug_th_len 8
  246. #define reg_aagc_rf_x0_lsb 0
  247. #define xd_p_reg_weak_signal_rfagc_thr 0xA022
  248. #define reg_weak_signal_rfagc_thr_pos 0
  249. #define reg_weak_signal_rfagc_thr_len 8
  250. #define reg_weak_signal_rfagc_thr_lsb 0
  251. #define xd_p_reg_unplug_rf_gain_th 0xA023
  252. #define reg_unplug_rf_gain_th_pos 0
  253. #define reg_unplug_rf_gain_th_len 8
  254. #define reg_unplug_rf_gain_th_lsb 0
  255. #define xd_p_reg_unplug_dtop_rf_gain_th 0xA024
  256. #define reg_unplug_dtop_rf_gain_th_pos 0
  257. #define reg_unplug_dtop_rf_gain_th_len 8
  258. #define reg_unplug_dtop_rf_gain_th_lsb 0
  259. #define xd_p_reg_unplug_dtop_if_gain_th 0xA025
  260. #define reg_unplug_dtop_if_gain_th_pos 0
  261. #define reg_unplug_dtop_if_gain_th_len 8
  262. #define reg_unplug_dtop_if_gain_th_lsb 0
  263. #define xd_p_reg_top_recover_at_unplug_en 0xA026
  264. #define reg_top_recover_at_unplug_en_pos 0
  265. #define reg_top_recover_at_unplug_en_len 1
  266. #define reg_top_recover_at_unplug_en_lsb 0
  267. #define xd_p_reg_aagc_rf_x6 0xA027
  268. #define reg_aagc_rf_x6_pos 0
  269. #define reg_aagc_rf_x6_len 8
  270. #define reg_aagc_rf_x6_lsb 0
  271. #define xd_p_reg_aagc_rf_x7 0xA028
  272. #define reg_aagc_rf_x7_pos 0
  273. #define reg_aagc_rf_x7_len 8
  274. #define reg_aagc_rf_x7_lsb 0
  275. #define xd_p_reg_aagc_rf_x8 0xA029
  276. #define reg_aagc_rf_x8_pos 0
  277. #define reg_aagc_rf_x8_len 8
  278. #define reg_aagc_rf_x8_lsb 0
  279. #define xd_p_reg_aagc_rf_x9 0xA02A
  280. #define reg_aagc_rf_x9_pos 0
  281. #define reg_aagc_rf_x9_len 8
  282. #define reg_aagc_rf_x9_lsb 0
  283. #define xd_p_reg_aagc_rf_x10 0xA02B
  284. #define reg_aagc_rf_x10_pos 0
  285. #define reg_aagc_rf_x10_len 8
  286. #define reg_aagc_rf_x10_lsb 0
  287. #define xd_p_reg_aagc_rf_x11 0xA02C
  288. #define reg_aagc_rf_x11_pos 0
  289. #define reg_aagc_rf_x11_len 8
  290. #define reg_aagc_rf_x11_lsb 0
  291. #define xd_p_reg_aagc_rf_x12 0xA02D
  292. #define reg_aagc_rf_x12_pos 0
  293. #define reg_aagc_rf_x12_len 8
  294. #define reg_aagc_rf_x12_lsb 0
  295. #define xd_p_reg_aagc_rf_x13 0xA02E
  296. #define reg_aagc_rf_x13_pos 0
  297. #define reg_aagc_rf_x13_len 8
  298. #define reg_aagc_rf_x13_lsb 0
  299. #define xd_p_reg_aagc_if_x0 0xA02F
  300. #define reg_aagc_if_x0_pos 0
  301. #define reg_aagc_if_x0_len 8
  302. #define reg_aagc_if_x0_lsb 0
  303. #define xd_p_reg_aagc_if_x1 0xA030
  304. #define reg_aagc_if_x1_pos 0
  305. #define reg_aagc_if_x1_len 8
  306. #define reg_aagc_if_x1_lsb 0
  307. #define xd_p_reg_aagc_if_x2 0xA031
  308. #define reg_aagc_if_x2_pos 0
  309. #define reg_aagc_if_x2_len 8
  310. #define reg_aagc_if_x2_lsb 0
  311. #define xd_p_reg_aagc_if_x3 0xA032
  312. #define reg_aagc_if_x3_pos 0
  313. #define reg_aagc_if_x3_len 8
  314. #define reg_aagc_if_x3_lsb 0
  315. #define xd_p_reg_aagc_if_x4 0xA033
  316. #define reg_aagc_if_x4_pos 0
  317. #define reg_aagc_if_x4_len 8
  318. #define reg_aagc_if_x4_lsb 0
  319. #define xd_p_reg_aagc_if_x5 0xA034
  320. #define reg_aagc_if_x5_pos 0
  321. #define reg_aagc_if_x5_len 8
  322. #define reg_aagc_if_x5_lsb 0
  323. #define xd_p_reg_aagc_if_x6 0xA035
  324. #define reg_aagc_if_x6_pos 0
  325. #define reg_aagc_if_x6_len 8
  326. #define reg_aagc_if_x6_lsb 0
  327. #define xd_p_reg_aagc_if_x7 0xA036
  328. #define reg_aagc_if_x7_pos 0
  329. #define reg_aagc_if_x7_len 8
  330. #define reg_aagc_if_x7_lsb 0
  331. #define xd_p_reg_aagc_if_x8 0xA037
  332. #define reg_aagc_if_x8_pos 0
  333. #define reg_aagc_if_x8_len 8
  334. #define reg_aagc_if_x8_lsb 0
  335. #define xd_p_reg_aagc_if_x9 0xA038
  336. #define reg_aagc_if_x9_pos 0
  337. #define reg_aagc_if_x9_len 8
  338. #define reg_aagc_if_x9_lsb 0
  339. #define xd_p_reg_aagc_if_x10 0xA039
  340. #define reg_aagc_if_x10_pos 0
  341. #define reg_aagc_if_x10_len 8
  342. #define reg_aagc_if_x10_lsb 0
  343. #define xd_p_reg_aagc_if_x11 0xA03A
  344. #define reg_aagc_if_x11_pos 0
  345. #define reg_aagc_if_x11_len 8
  346. #define reg_aagc_if_x11_lsb 0
  347. #define xd_p_reg_aagc_if_x12 0xA03B
  348. #define reg_aagc_if_x12_pos 0
  349. #define reg_aagc_if_x12_len 8
  350. #define reg_aagc_if_x12_lsb 0
  351. #define xd_p_reg_aagc_if_x13 0xA03C
  352. #define reg_aagc_if_x13_pos 0
  353. #define reg_aagc_if_x13_len 8
  354. #define reg_aagc_if_x13_lsb 0
  355. #define xd_p_reg_aagc_min_rf_ctl_8bit_for_dca 0xA03D
  356. #define reg_aagc_min_rf_ctl_8bit_for_dca_pos 0
  357. #define reg_aagc_min_rf_ctl_8bit_for_dca_len 8
  358. #define reg_aagc_min_rf_ctl_8bit_for_dca_lsb 0
  359. #define xd_p_reg_aagc_min_if_ctl_8bit_for_dca 0xA03E
  360. #define reg_aagc_min_if_ctl_8bit_for_dca_pos 0
  361. #define reg_aagc_min_if_ctl_8bit_for_dca_len 8
  362. #define reg_aagc_min_if_ctl_8bit_for_dca_lsb 0
  363. #define xd_r_reg_aagc_total_gain_7_0 0xA070
  364. #define reg_aagc_total_gain_7_0_pos 0
  365. #define reg_aagc_total_gain_7_0_len 8
  366. #define reg_aagc_total_gain_7_0_lsb 0
  367. #define xd_r_reg_aagc_total_gain_15_8 0xA071
  368. #define reg_aagc_total_gain_15_8_pos 0
  369. #define reg_aagc_total_gain_15_8_len 8
  370. #define reg_aagc_total_gain_15_8_lsb 8
  371. #define xd_p_reg_aagc_in_sat_cnt_7_0 0xA074
  372. #define reg_aagc_in_sat_cnt_7_0_pos 0
  373. #define reg_aagc_in_sat_cnt_7_0_len 8
  374. #define reg_aagc_in_sat_cnt_7_0_lsb 0
  375. #define xd_p_reg_aagc_in_sat_cnt_15_8 0xA075
  376. #define reg_aagc_in_sat_cnt_15_8_pos 0
  377. #define reg_aagc_in_sat_cnt_15_8_len 8
  378. #define reg_aagc_in_sat_cnt_15_8_lsb 8
  379. #define xd_p_reg_aagc_in_sat_cnt_23_16 0xA076
  380. #define reg_aagc_in_sat_cnt_23_16_pos 0
  381. #define reg_aagc_in_sat_cnt_23_16_len 8
  382. #define reg_aagc_in_sat_cnt_23_16_lsb 16
  383. #define xd_p_reg_aagc_in_sat_cnt_31_24 0xA077
  384. #define reg_aagc_in_sat_cnt_31_24_pos 0
  385. #define reg_aagc_in_sat_cnt_31_24_len 8
  386. #define reg_aagc_in_sat_cnt_31_24_lsb 24
  387. #define xd_r_reg_aagc_digital_rf_volt_7_0 0xA078
  388. #define reg_aagc_digital_rf_volt_7_0_pos 0
  389. #define reg_aagc_digital_rf_volt_7_0_len 8
  390. #define reg_aagc_digital_rf_volt_7_0_lsb 0
  391. #define xd_r_reg_aagc_digital_rf_volt_9_8 0xA079
  392. #define reg_aagc_digital_rf_volt_9_8_pos 0
  393. #define reg_aagc_digital_rf_volt_9_8_len 2
  394. #define reg_aagc_digital_rf_volt_9_8_lsb 8
  395. #define xd_r_reg_aagc_digital_if_volt_7_0 0xA07A
  396. #define reg_aagc_digital_if_volt_7_0_pos 0
  397. #define reg_aagc_digital_if_volt_7_0_len 8
  398. #define reg_aagc_digital_if_volt_7_0_lsb 0
  399. #define xd_r_reg_aagc_digital_if_volt_9_8 0xA07B
  400. #define reg_aagc_digital_if_volt_9_8_pos 0
  401. #define reg_aagc_digital_if_volt_9_8_len 2
  402. #define reg_aagc_digital_if_volt_9_8_lsb 8
  403. #define xd_r_reg_aagc_rf_gain 0xA07C
  404. #define reg_aagc_rf_gain_pos 0
  405. #define reg_aagc_rf_gain_len 8
  406. #define reg_aagc_rf_gain_lsb 0
  407. #define xd_r_reg_aagc_if_gain 0xA07D
  408. #define reg_aagc_if_gain_pos 0
  409. #define reg_aagc_if_gain_len 8
  410. #define reg_aagc_if_gain_lsb 0
  411. #define xd_p_tinr_imp_indicator 0xA080
  412. #define tinr_imp_indicator_pos 0
  413. #define tinr_imp_indicator_len 2
  414. #define tinr_imp_indicator_lsb 0
  415. #define xd_p_reg_tinr_fifo_size 0xA080
  416. #define reg_tinr_fifo_size_pos 2
  417. #define reg_tinr_fifo_size_len 5
  418. #define reg_tinr_fifo_size_lsb 0
  419. #define xd_p_reg_tinr_saturation_cnt_th 0xA081
  420. #define reg_tinr_saturation_cnt_th_pos 0
  421. #define reg_tinr_saturation_cnt_th_len 4
  422. #define reg_tinr_saturation_cnt_th_lsb 0
  423. #define xd_p_reg_tinr_saturation_th_3_0 0xA081
  424. #define reg_tinr_saturation_th_3_0_pos 4
  425. #define reg_tinr_saturation_th_3_0_len 4
  426. #define reg_tinr_saturation_th_3_0_lsb 0
  427. #define xd_p_reg_tinr_saturation_th_8_4 0xA082
  428. #define reg_tinr_saturation_th_8_4_pos 0
  429. #define reg_tinr_saturation_th_8_4_len 5
  430. #define reg_tinr_saturation_th_8_4_lsb 4
  431. #define xd_p_reg_tinr_imp_duration_th_2k_7_0 0xA083
  432. #define reg_tinr_imp_duration_th_2k_7_0_pos 0
  433. #define reg_tinr_imp_duration_th_2k_7_0_len 8
  434. #define reg_tinr_imp_duration_th_2k_7_0_lsb 0
  435. #define xd_p_reg_tinr_imp_duration_th_2k_8 0xA084
  436. #define reg_tinr_imp_duration_th_2k_8_pos 0
  437. #define reg_tinr_imp_duration_th_2k_8_len 1
  438. #define reg_tinr_imp_duration_th_2k_8_lsb 0
  439. #define xd_p_reg_tinr_imp_duration_th_8k_7_0 0xA085
  440. #define reg_tinr_imp_duration_th_8k_7_0_pos 0
  441. #define reg_tinr_imp_duration_th_8k_7_0_len 8
  442. #define reg_tinr_imp_duration_th_8k_7_0_lsb 0
  443. #define xd_p_reg_tinr_imp_duration_th_8k_10_8 0xA086
  444. #define reg_tinr_imp_duration_th_8k_10_8_pos 0
  445. #define reg_tinr_imp_duration_th_8k_10_8_len 3
  446. #define reg_tinr_imp_duration_th_8k_10_8_lsb 8
  447. #define xd_p_reg_tinr_freq_ratio_6m_7_0 0xA087
  448. #define reg_tinr_freq_ratio_6m_7_0_pos 0
  449. #define reg_tinr_freq_ratio_6m_7_0_len 8
  450. #define reg_tinr_freq_ratio_6m_7_0_lsb 0
  451. #define xd_p_reg_tinr_freq_ratio_6m_12_8 0xA088
  452. #define reg_tinr_freq_ratio_6m_12_8_pos 0
  453. #define reg_tinr_freq_ratio_6m_12_8_len 5
  454. #define reg_tinr_freq_ratio_6m_12_8_lsb 8
  455. #define xd_p_reg_tinr_freq_ratio_7m_7_0 0xA089
  456. #define reg_tinr_freq_ratio_7m_7_0_pos 0
  457. #define reg_tinr_freq_ratio_7m_7_0_len 8
  458. #define reg_tinr_freq_ratio_7m_7_0_lsb 0
  459. #define xd_p_reg_tinr_freq_ratio_7m_12_8 0xA08A
  460. #define reg_tinr_freq_ratio_7m_12_8_pos 0
  461. #define reg_tinr_freq_ratio_7m_12_8_len 5
  462. #define reg_tinr_freq_ratio_7m_12_8_lsb 8
  463. #define xd_p_reg_tinr_freq_ratio_8m_7_0 0xA08B
  464. #define reg_tinr_freq_ratio_8m_7_0_pos 0
  465. #define reg_tinr_freq_ratio_8m_7_0_len 8
  466. #define reg_tinr_freq_ratio_8m_7_0_lsb 0
  467. #define xd_p_reg_tinr_freq_ratio_8m_12_8 0xA08C
  468. #define reg_tinr_freq_ratio_8m_12_8_pos 0
  469. #define reg_tinr_freq_ratio_8m_12_8_len 5
  470. #define reg_tinr_freq_ratio_8m_12_8_lsb 8
  471. #define xd_p_reg_tinr_imp_duration_th_low_2k 0xA08D
  472. #define reg_tinr_imp_duration_th_low_2k_pos 0
  473. #define reg_tinr_imp_duration_th_low_2k_len 8
  474. #define reg_tinr_imp_duration_th_low_2k_lsb 0
  475. #define xd_p_reg_tinr_imp_duration_th_low_8k 0xA08E
  476. #define reg_tinr_imp_duration_th_low_8k_pos 0
  477. #define reg_tinr_imp_duration_th_low_8k_len 8
  478. #define reg_tinr_imp_duration_th_low_8k_lsb 0
  479. #define xd_r_reg_tinr_counter_7_0 0xA090
  480. #define reg_tinr_counter_7_0_pos 0
  481. #define reg_tinr_counter_7_0_len 8
  482. #define reg_tinr_counter_7_0_lsb 0
  483. #define xd_r_reg_tinr_counter_15_8 0xA091
  484. #define reg_tinr_counter_15_8_pos 0
  485. #define reg_tinr_counter_15_8_len 8
  486. #define reg_tinr_counter_15_8_lsb 8
  487. #define xd_p_reg_tinr_adative_tinr_en 0xA093
  488. #define reg_tinr_adative_tinr_en_pos 0
  489. #define reg_tinr_adative_tinr_en_len 1
  490. #define reg_tinr_adative_tinr_en_lsb 0
  491. #define xd_p_reg_tinr_peak_fifo_size 0xA093
  492. #define reg_tinr_peak_fifo_size_pos 1
  493. #define reg_tinr_peak_fifo_size_len 5
  494. #define reg_tinr_peak_fifo_size_lsb 0
  495. #define xd_p_reg_tinr_counter_rst 0xA093
  496. #define reg_tinr_counter_rst_pos 6
  497. #define reg_tinr_counter_rst_len 1
  498. #define reg_tinr_counter_rst_lsb 0
  499. #define xd_p_reg_tinr_search_period_7_0 0xA094
  500. #define reg_tinr_search_period_7_0_pos 0
  501. #define reg_tinr_search_period_7_0_len 8
  502. #define reg_tinr_search_period_7_0_lsb 0
  503. #define xd_p_reg_tinr_search_period_15_8 0xA095
  504. #define reg_tinr_search_period_15_8_pos 0
  505. #define reg_tinr_search_period_15_8_len 8
  506. #define reg_tinr_search_period_15_8_lsb 8
  507. #define xd_p_reg_ccifs_fcw_7_0 0xA0A0
  508. #define reg_ccifs_fcw_7_0_pos 0
  509. #define reg_ccifs_fcw_7_0_len 8
  510. #define reg_ccifs_fcw_7_0_lsb 0
  511. #define xd_p_reg_ccifs_fcw_12_8 0xA0A1
  512. #define reg_ccifs_fcw_12_8_pos 0
  513. #define reg_ccifs_fcw_12_8_len 5
  514. #define reg_ccifs_fcw_12_8_lsb 8
  515. #define xd_p_reg_ccifs_spec_inv 0xA0A1
  516. #define reg_ccifs_spec_inv_pos 5
  517. #define reg_ccifs_spec_inv_len 1
  518. #define reg_ccifs_spec_inv_lsb 0
  519. #define xd_p_reg_gp_trigger 0xA0A2
  520. #define reg_gp_trigger_pos 0
  521. #define reg_gp_trigger_len 1
  522. #define reg_gp_trigger_lsb 0
  523. #define xd_p_reg_trigger_sel 0xA0A2
  524. #define reg_trigger_sel_pos 1
  525. #define reg_trigger_sel_len 2
  526. #define reg_trigger_sel_lsb 0
  527. #define xd_p_reg_debug_ofdm 0xA0A2
  528. #define reg_debug_ofdm_pos 3
  529. #define reg_debug_ofdm_len 2
  530. #define reg_debug_ofdm_lsb 0
  531. #define xd_p_reg_trigger_module_sel 0xA0A3
  532. #define reg_trigger_module_sel_pos 0
  533. #define reg_trigger_module_sel_len 6
  534. #define reg_trigger_module_sel_lsb 0
  535. #define xd_p_reg_trigger_set_sel 0xA0A4
  536. #define reg_trigger_set_sel_pos 0
  537. #define reg_trigger_set_sel_len 6
  538. #define reg_trigger_set_sel_lsb 0
  539. #define xd_p_reg_fw_int_mask_n 0xA0A4
  540. #define reg_fw_int_mask_n_pos 6
  541. #define reg_fw_int_mask_n_len 1
  542. #define reg_fw_int_mask_n_lsb 0
  543. #define xd_p_reg_debug_group 0xA0A5
  544. #define reg_debug_group_pos 0
  545. #define reg_debug_group_len 4
  546. #define reg_debug_group_lsb 0
  547. #define xd_p_reg_odbg_clk_sel 0xA0A5
  548. #define reg_odbg_clk_sel_pos 4
  549. #define reg_odbg_clk_sel_len 2
  550. #define reg_odbg_clk_sel_lsb 0
  551. #define xd_p_reg_ccif_sc 0xA0C0
  552. #define reg_ccif_sc_pos 0
  553. #define reg_ccif_sc_len 4
  554. #define reg_ccif_sc_lsb 0
  555. #define xd_r_reg_ccif_saturate 0xA0C1
  556. #define reg_ccif_saturate_pos 0
  557. #define reg_ccif_saturate_len 2
  558. #define reg_ccif_saturate_lsb 0
  559. #define xd_r_reg_antif_saturate 0xA0C1
  560. #define reg_antif_saturate_pos 2
  561. #define reg_antif_saturate_len 4
  562. #define reg_antif_saturate_lsb 0
  563. #define xd_r_reg_acif_saturate 0xA0C2
  564. #define reg_acif_saturate_pos 0
  565. #define reg_acif_saturate_len 8
  566. #define reg_acif_saturate_lsb 0
  567. #define xd_p_reg_tmr_timer0_threshold_7_0 0xA0C8
  568. #define reg_tmr_timer0_threshold_7_0_pos 0
  569. #define reg_tmr_timer0_threshold_7_0_len 8
  570. #define reg_tmr_timer0_threshold_7_0_lsb 0
  571. #define xd_p_reg_tmr_timer0_threshold_15_8 0xA0C9
  572. #define reg_tmr_timer0_threshold_15_8_pos 0
  573. #define reg_tmr_timer0_threshold_15_8_len 8
  574. #define reg_tmr_timer0_threshold_15_8_lsb 8
  575. #define xd_p_reg_tmr_timer0_enable 0xA0CA
  576. #define reg_tmr_timer0_enable_pos 0
  577. #define reg_tmr_timer0_enable_len 1
  578. #define reg_tmr_timer0_enable_lsb 0
  579. #define xd_p_reg_tmr_timer0_clk_sel 0xA0CA
  580. #define reg_tmr_timer0_clk_sel_pos 1
  581. #define reg_tmr_timer0_clk_sel_len 1
  582. #define reg_tmr_timer0_clk_sel_lsb 0
  583. #define xd_p_reg_tmr_timer0_int 0xA0CA
  584. #define reg_tmr_timer0_int_pos 2
  585. #define reg_tmr_timer0_int_len 1
  586. #define reg_tmr_timer0_int_lsb 0
  587. #define xd_p_reg_tmr_timer0_rst 0xA0CA
  588. #define reg_tmr_timer0_rst_pos 3
  589. #define reg_tmr_timer0_rst_len 1
  590. #define reg_tmr_timer0_rst_lsb 0
  591. #define xd_r_reg_tmr_timer0_count_7_0 0xA0CB
  592. #define reg_tmr_timer0_count_7_0_pos 0
  593. #define reg_tmr_timer0_count_7_0_len 8
  594. #define reg_tmr_timer0_count_7_0_lsb 0
  595. #define xd_r_reg_tmr_timer0_count_15_8 0xA0CC
  596. #define reg_tmr_timer0_count_15_8_pos 0
  597. #define reg_tmr_timer0_count_15_8_len 8
  598. #define reg_tmr_timer0_count_15_8_lsb 8
  599. #define xd_p_reg_suspend 0xA0CD
  600. #define reg_suspend_pos 0
  601. #define reg_suspend_len 1
  602. #define reg_suspend_lsb 0
  603. #define xd_p_reg_suspend_rdy 0xA0CD
  604. #define reg_suspend_rdy_pos 1
  605. #define reg_suspend_rdy_len 1
  606. #define reg_suspend_rdy_lsb 0
  607. #define xd_p_reg_resume 0xA0CD
  608. #define reg_resume_pos 2
  609. #define reg_resume_len 1
  610. #define reg_resume_lsb 0
  611. #define xd_p_reg_resume_rdy 0xA0CD
  612. #define reg_resume_rdy_pos 3
  613. #define reg_resume_rdy_len 1
  614. #define reg_resume_rdy_lsb 0
  615. #define xd_p_reg_fmf 0xA0CE
  616. #define reg_fmf_pos 0
  617. #define reg_fmf_len 8
  618. #define reg_fmf_lsb 0
  619. #define xd_p_ccid_accumulate_num_2k_7_0 0xA100
  620. #define ccid_accumulate_num_2k_7_0_pos 0
  621. #define ccid_accumulate_num_2k_7_0_len 8
  622. #define ccid_accumulate_num_2k_7_0_lsb 0
  623. #define xd_p_ccid_accumulate_num_2k_12_8 0xA101
  624. #define ccid_accumulate_num_2k_12_8_pos 0
  625. #define ccid_accumulate_num_2k_12_8_len 5
  626. #define ccid_accumulate_num_2k_12_8_lsb 8
  627. #define xd_p_ccid_accumulate_num_8k_7_0 0xA102
  628. #define ccid_accumulate_num_8k_7_0_pos 0
  629. #define ccid_accumulate_num_8k_7_0_len 8
  630. #define ccid_accumulate_num_8k_7_0_lsb 0
  631. #define xd_p_ccid_accumulate_num_8k_14_8 0xA103
  632. #define ccid_accumulate_num_8k_14_8_pos 0
  633. #define ccid_accumulate_num_8k_14_8_len 7
  634. #define ccid_accumulate_num_8k_14_8_lsb 8
  635. #define xd_p_ccid_desired_level_0 0xA103
  636. #define ccid_desired_level_0_pos 7
  637. #define ccid_desired_level_0_len 1
  638. #define ccid_desired_level_0_lsb 0
  639. #define xd_p_ccid_desired_level_8_1 0xA104
  640. #define ccid_desired_level_8_1_pos 0
  641. #define ccid_desired_level_8_1_len 8
  642. #define ccid_desired_level_8_1_lsb 1
  643. #define xd_p_ccid_apply_delay 0xA105
  644. #define ccid_apply_delay_pos 0
  645. #define ccid_apply_delay_len 7
  646. #define ccid_apply_delay_lsb 0
  647. #define xd_p_ccid_CCID_Threshold1 0xA106
  648. #define ccid_CCID_Threshold1_pos 0
  649. #define ccid_CCID_Threshold1_len 8
  650. #define ccid_CCID_Threshold1_lsb 0
  651. #define xd_p_ccid_CCID_Threshold2 0xA107
  652. #define ccid_CCID_Threshold2_pos 0
  653. #define ccid_CCID_Threshold2_len 8
  654. #define ccid_CCID_Threshold2_lsb 0
  655. #define xd_p_reg_ccid_gain_scale 0xA108
  656. #define reg_ccid_gain_scale_pos 0
  657. #define reg_ccid_gain_scale_len 4
  658. #define reg_ccid_gain_scale_lsb 0
  659. #define xd_p_reg_ccid2_passband_gain_set 0xA108
  660. #define reg_ccid2_passband_gain_set_pos 4
  661. #define reg_ccid2_passband_gain_set_len 4
  662. #define reg_ccid2_passband_gain_set_lsb 0
  663. #define xd_r_ccid_multiplier_7_0 0xA109
  664. #define ccid_multiplier_7_0_pos 0
  665. #define ccid_multiplier_7_0_len 8
  666. #define ccid_multiplier_7_0_lsb 0
  667. #define xd_r_ccid_multiplier_15_8 0xA10A
  668. #define ccid_multiplier_15_8_pos 0
  669. #define ccid_multiplier_15_8_len 8
  670. #define ccid_multiplier_15_8_lsb 8
  671. #define xd_r_ccid_right_shift_bits 0xA10B
  672. #define ccid_right_shift_bits_pos 0
  673. #define ccid_right_shift_bits_len 4
  674. #define ccid_right_shift_bits_lsb 0
  675. #define xd_r_reg_ccid_sx_7_0 0xA10C
  676. #define reg_ccid_sx_7_0_pos 0
  677. #define reg_ccid_sx_7_0_len 8
  678. #define reg_ccid_sx_7_0_lsb 0
  679. #define xd_r_reg_ccid_sx_15_8 0xA10D
  680. #define reg_ccid_sx_15_8_pos 0
  681. #define reg_ccid_sx_15_8_len 8
  682. #define reg_ccid_sx_15_8_lsb 8
  683. #define xd_r_reg_ccid_sx_21_16 0xA10E
  684. #define reg_ccid_sx_21_16_pos 0
  685. #define reg_ccid_sx_21_16_len 6
  686. #define reg_ccid_sx_21_16_lsb 16
  687. #define xd_r_reg_ccid_sy_7_0 0xA110
  688. #define reg_ccid_sy_7_0_pos 0
  689. #define reg_ccid_sy_7_0_len 8
  690. #define reg_ccid_sy_7_0_lsb 0
  691. #define xd_r_reg_ccid_sy_15_8 0xA111
  692. #define reg_ccid_sy_15_8_pos 0
  693. #define reg_ccid_sy_15_8_len 8
  694. #define reg_ccid_sy_15_8_lsb 8
  695. #define xd_r_reg_ccid_sy_23_16 0xA112
  696. #define reg_ccid_sy_23_16_pos 0
  697. #define reg_ccid_sy_23_16_len 8
  698. #define reg_ccid_sy_23_16_lsb 16
  699. #define xd_r_reg_ccid2_sz_7_0 0xA114
  700. #define reg_ccid2_sz_7_0_pos 0
  701. #define reg_ccid2_sz_7_0_len 8
  702. #define reg_ccid2_sz_7_0_lsb 0
  703. #define xd_r_reg_ccid2_sz_15_8 0xA115
  704. #define reg_ccid2_sz_15_8_pos 0
  705. #define reg_ccid2_sz_15_8_len 8
  706. #define reg_ccid2_sz_15_8_lsb 8
  707. #define xd_r_reg_ccid2_sz_23_16 0xA116
  708. #define reg_ccid2_sz_23_16_pos 0
  709. #define reg_ccid2_sz_23_16_len 8
  710. #define reg_ccid2_sz_23_16_lsb 16
  711. #define xd_r_reg_ccid2_sz_25_24 0xA117
  712. #define reg_ccid2_sz_25_24_pos 0
  713. #define reg_ccid2_sz_25_24_len 2
  714. #define reg_ccid2_sz_25_24_lsb 24
  715. #define xd_r_reg_ccid2_sy_7_0 0xA118
  716. #define reg_ccid2_sy_7_0_pos 0
  717. #define reg_ccid2_sy_7_0_len 8
  718. #define reg_ccid2_sy_7_0_lsb 0
  719. #define xd_r_reg_ccid2_sy_15_8 0xA119
  720. #define reg_ccid2_sy_15_8_pos 0
  721. #define reg_ccid2_sy_15_8_len 8
  722. #define reg_ccid2_sy_15_8_lsb 8
  723. #define xd_r_reg_ccid2_sy_23_16 0xA11A
  724. #define reg_ccid2_sy_23_16_pos 0
  725. #define reg_ccid2_sy_23_16_len 8
  726. #define reg_ccid2_sy_23_16_lsb 16
  727. #define xd_r_reg_ccid2_sy_25_24 0xA11B
  728. #define reg_ccid2_sy_25_24_pos 0
  729. #define reg_ccid2_sy_25_24_len 2
  730. #define reg_ccid2_sy_25_24_lsb 24
  731. #define xd_p_dagc1_accumulate_num_2k_7_0 0xA120
  732. #define dagc1_accumulate_num_2k_7_0_pos 0
  733. #define dagc1_accumulate_num_2k_7_0_len 8
  734. #define dagc1_accumulate_num_2k_7_0_lsb 0
  735. #define xd_p_dagc1_accumulate_num_2k_12_8 0xA121
  736. #define dagc1_accumulate_num_2k_12_8_pos 0
  737. #define dagc1_accumulate_num_2k_12_8_len 5
  738. #define dagc1_accumulate_num_2k_12_8_lsb 8
  739. #define xd_p_dagc1_accumulate_num_8k_7_0 0xA122
  740. #define dagc1_accumulate_num_8k_7_0_pos 0
  741. #define dagc1_accumulate_num_8k_7_0_len 8
  742. #define dagc1_accumulate_num_8k_7_0_lsb 0
  743. #define xd_p_dagc1_accumulate_num_8k_14_8 0xA123
  744. #define dagc1_accumulate_num_8k_14_8_pos 0
  745. #define dagc1_accumulate_num_8k_14_8_len 7
  746. #define dagc1_accumulate_num_8k_14_8_lsb 8
  747. #define xd_p_dagc1_desired_level_0 0xA123
  748. #define dagc1_desired_level_0_pos 7
  749. #define dagc1_desired_level_0_len 1
  750. #define dagc1_desired_level_0_lsb 0
  751. #define xd_p_dagc1_desired_level_8_1 0xA124
  752. #define dagc1_desired_level_8_1_pos 0
  753. #define dagc1_desired_level_8_1_len 8
  754. #define dagc1_desired_level_8_1_lsb 1
  755. #define xd_p_dagc1_apply_delay 0xA125
  756. #define dagc1_apply_delay_pos 0
  757. #define dagc1_apply_delay_len 7
  758. #define dagc1_apply_delay_lsb 0
  759. #define xd_p_dagc1_bypass_scale_ctl 0xA126
  760. #define dagc1_bypass_scale_ctl_pos 0
  761. #define dagc1_bypass_scale_ctl_len 2
  762. #define dagc1_bypass_scale_ctl_lsb 0
  763. #define xd_p_reg_dagc1_in_sat_cnt_7_0 0xA127
  764. #define reg_dagc1_in_sat_cnt_7_0_pos 0
  765. #define reg_dagc1_in_sat_cnt_7_0_len 8
  766. #define reg_dagc1_in_sat_cnt_7_0_lsb 0
  767. #define xd_p_reg_dagc1_in_sat_cnt_15_8 0xA128
  768. #define reg_dagc1_in_sat_cnt_15_8_pos 0
  769. #define reg_dagc1_in_sat_cnt_15_8_len 8
  770. #define reg_dagc1_in_sat_cnt_15_8_lsb 8
  771. #define xd_p_reg_dagc1_in_sat_cnt_23_16 0xA129
  772. #define reg_dagc1_in_sat_cnt_23_16_pos 0
  773. #define reg_dagc1_in_sat_cnt_23_16_len 8
  774. #define reg_dagc1_in_sat_cnt_23_16_lsb 16
  775. #define xd_p_reg_dagc1_in_sat_cnt_31_24 0xA12A
  776. #define reg_dagc1_in_sat_cnt_31_24_pos 0
  777. #define reg_dagc1_in_sat_cnt_31_24_len 8
  778. #define reg_dagc1_in_sat_cnt_31_24_lsb 24
  779. #define xd_p_reg_dagc1_out_sat_cnt_7_0 0xA12B
  780. #define reg_dagc1_out_sat_cnt_7_0_pos 0
  781. #define reg_dagc1_out_sat_cnt_7_0_len 8
  782. #define reg_dagc1_out_sat_cnt_7_0_lsb 0
  783. #define xd_p_reg_dagc1_out_sat_cnt_15_8 0xA12C
  784. #define reg_dagc1_out_sat_cnt_15_8_pos 0
  785. #define reg_dagc1_out_sat_cnt_15_8_len 8
  786. #define reg_dagc1_out_sat_cnt_15_8_lsb 8
  787. #define xd_p_reg_dagc1_out_sat_cnt_23_16 0xA12D
  788. #define reg_dagc1_out_sat_cnt_23_16_pos 0
  789. #define reg_dagc1_out_sat_cnt_23_16_len 8
  790. #define reg_dagc1_out_sat_cnt_23_16_lsb 16
  791. #define xd_p_reg_dagc1_out_sat_cnt_31_24 0xA12E
  792. #define reg_dagc1_out_sat_cnt_31_24_pos 0
  793. #define reg_dagc1_out_sat_cnt_31_24_len 8
  794. #define reg_dagc1_out_sat_cnt_31_24_lsb 24
  795. #define xd_r_dagc1_multiplier_7_0 0xA136
  796. #define dagc1_multiplier_7_0_pos 0
  797. #define dagc1_multiplier_7_0_len 8
  798. #define dagc1_multiplier_7_0_lsb 0
  799. #define xd_r_dagc1_multiplier_15_8 0xA137
  800. #define dagc1_multiplier_15_8_pos 0
  801. #define dagc1_multiplier_15_8_len 8
  802. #define dagc1_multiplier_15_8_lsb 8
  803. #define xd_r_dagc1_right_shift_bits 0xA138
  804. #define dagc1_right_shift_bits_pos 0
  805. #define dagc1_right_shift_bits_len 4
  806. #define dagc1_right_shift_bits_lsb 0
  807. #define xd_p_reg_bfs_fcw_7_0 0xA140
  808. #define reg_bfs_fcw_7_0_pos 0
  809. #define reg_bfs_fcw_7_0_len 8
  810. #define reg_bfs_fcw_7_0_lsb 0
  811. #define xd_p_reg_bfs_fcw_15_8 0xA141
  812. #define reg_bfs_fcw_15_8_pos 0
  813. #define reg_bfs_fcw_15_8_len 8
  814. #define reg_bfs_fcw_15_8_lsb 8
  815. #define xd_p_reg_bfs_fcw_22_16 0xA142
  816. #define reg_bfs_fcw_22_16_pos 0
  817. #define reg_bfs_fcw_22_16_len 7
  818. #define reg_bfs_fcw_22_16_lsb 16
  819. #define xd_p_reg_antif_sf_7_0 0xA144
  820. #define reg_antif_sf_7_0_pos 0
  821. #define reg_antif_sf_7_0_len 8
  822. #define reg_antif_sf_7_0_lsb 0
  823. #define xd_p_reg_antif_sf_11_8 0xA145
  824. #define reg_antif_sf_11_8_pos 0
  825. #define reg_antif_sf_11_8_len 4
  826. #define reg_antif_sf_11_8_lsb 8
  827. #define xd_r_bfs_fcw_q_7_0 0xA150
  828. #define bfs_fcw_q_7_0_pos 0
  829. #define bfs_fcw_q_7_0_len 8
  830. #define bfs_fcw_q_7_0_lsb 0
  831. #define xd_r_bfs_fcw_q_15_8 0xA151
  832. #define bfs_fcw_q_15_8_pos 0
  833. #define bfs_fcw_q_15_8_len 8
  834. #define bfs_fcw_q_15_8_lsb 8
  835. #define xd_r_bfs_fcw_q_22_16 0xA152
  836. #define bfs_fcw_q_22_16_pos 0
  837. #define bfs_fcw_q_22_16_len 7
  838. #define bfs_fcw_q_22_16_lsb 16
  839. #define xd_p_reg_dca_enu 0xA160
  840. #define reg_dca_enu_pos 0
  841. #define reg_dca_enu_len 1
  842. #define reg_dca_enu_lsb 0
  843. #define xd_p_reg_dca_enl 0xA160
  844. #define reg_dca_enl_pos 1
  845. #define reg_dca_enl_len 1
  846. #define reg_dca_enl_lsb 0
  847. #define xd_p_reg_dca_lower_chip 0xA160
  848. #define reg_dca_lower_chip_pos 2
  849. #define reg_dca_lower_chip_len 1
  850. #define reg_dca_lower_chip_lsb 0
  851. #define xd_p_reg_dca_upper_chip 0xA160
  852. #define reg_dca_upper_chip_pos 3
  853. #define reg_dca_upper_chip_len 1
  854. #define reg_dca_upper_chip_lsb 0
  855. #define xd_p_reg_dca_platch 0xA160
  856. #define reg_dca_platch_pos 4
  857. #define reg_dca_platch_len 1
  858. #define reg_dca_platch_lsb 0
  859. #define xd_p_reg_dca_th 0xA161
  860. #define reg_dca_th_pos 0
  861. #define reg_dca_th_len 5
  862. #define reg_dca_th_lsb 0
  863. #define xd_p_reg_dca_scale 0xA162
  864. #define reg_dca_scale_pos 0
  865. #define reg_dca_scale_len 4
  866. #define reg_dca_scale_lsb 0
  867. #define xd_p_reg_dca_tone_7_0 0xA163
  868. #define reg_dca_tone_7_0_pos 0
  869. #define reg_dca_tone_7_0_len 8
  870. #define reg_dca_tone_7_0_lsb 0
  871. #define xd_p_reg_dca_tone_12_8 0xA164
  872. #define reg_dca_tone_12_8_pos 0
  873. #define reg_dca_tone_12_8_len 5
  874. #define reg_dca_tone_12_8_lsb 8
  875. #define xd_p_reg_dca_time_7_0 0xA165
  876. #define reg_dca_time_7_0_pos 0
  877. #define reg_dca_time_7_0_len 8
  878. #define reg_dca_time_7_0_lsb 0
  879. #define xd_p_reg_dca_time_15_8 0xA166
  880. #define reg_dca_time_15_8_pos 0
  881. #define reg_dca_time_15_8_len 8
  882. #define reg_dca_time_15_8_lsb 8
  883. #define xd_r_dcasm 0xA167
  884. #define dcasm_pos 0
  885. #define dcasm_len 3
  886. #define dcasm_lsb 0
  887. #define xd_p_reg_qnt_valuew_7_0 0xA168
  888. #define reg_qnt_valuew_7_0_pos 0
  889. #define reg_qnt_valuew_7_0_len 8
  890. #define reg_qnt_valuew_7_0_lsb 0
  891. #define xd_p_reg_qnt_valuew_10_8 0xA169
  892. #define reg_qnt_valuew_10_8_pos 0
  893. #define reg_qnt_valuew_10_8_len 3
  894. #define reg_qnt_valuew_10_8_lsb 8
  895. #define xd_p_dca_sbx_gain_diff_7_0 0xA16A
  896. #define dca_sbx_gain_diff_7_0_pos 0
  897. #define dca_sbx_gain_diff_7_0_len 8
  898. #define dca_sbx_gain_diff_7_0_lsb 0
  899. #define xd_p_dca_sbx_gain_diff_9_8 0xA16B
  900. #define dca_sbx_gain_diff_9_8_pos 0
  901. #define dca_sbx_gain_diff_9_8_len 2
  902. #define dca_sbx_gain_diff_9_8_lsb 8
  903. #define xd_p_reg_dca_stand_alone 0xA16C
  904. #define reg_dca_stand_alone_pos 0
  905. #define reg_dca_stand_alone_len 1
  906. #define reg_dca_stand_alone_lsb 0
  907. #define xd_p_reg_dca_upper_out_en 0xA16C
  908. #define reg_dca_upper_out_en_pos 1
  909. #define reg_dca_upper_out_en_len 1
  910. #define reg_dca_upper_out_en_lsb 0
  911. #define xd_p_reg_dca_rc_en 0xA16C
  912. #define reg_dca_rc_en_pos 2
  913. #define reg_dca_rc_en_len 1
  914. #define reg_dca_rc_en_lsb 0
  915. #define xd_p_reg_dca_retrain_send 0xA16C
  916. #define reg_dca_retrain_send_pos 3
  917. #define reg_dca_retrain_send_len 1
  918. #define reg_dca_retrain_send_lsb 0
  919. #define xd_p_reg_dca_retrain_rec 0xA16C
  920. #define reg_dca_retrain_rec_pos 4
  921. #define reg_dca_retrain_rec_len 1
  922. #define reg_dca_retrain_rec_lsb 0
  923. #define xd_p_reg_dca_api_tpsrdy 0xA16C
  924. #define reg_dca_api_tpsrdy_pos 5
  925. #define reg_dca_api_tpsrdy_len 1
  926. #define reg_dca_api_tpsrdy_lsb 0
  927. #define xd_p_reg_dca_symbol_gap 0xA16D
  928. #define reg_dca_symbol_gap_pos 0
  929. #define reg_dca_symbol_gap_len 4
  930. #define reg_dca_symbol_gap_lsb 0
  931. #define xd_p_reg_qnt_nfvaluew_7_0 0xA16E
  932. #define reg_qnt_nfvaluew_7_0_pos 0
  933. #define reg_qnt_nfvaluew_7_0_len 8
  934. #define reg_qnt_nfvaluew_7_0_lsb 0
  935. #define xd_p_reg_qnt_nfvaluew_10_8 0xA16F
  936. #define reg_qnt_nfvaluew_10_8_pos 0
  937. #define reg_qnt_nfvaluew_10_8_len 3
  938. #define reg_qnt_nfvaluew_10_8_lsb 8
  939. #define xd_p_reg_qnt_flatness_thr_7_0 0xA170
  940. #define reg_qnt_flatness_thr_7_0_pos 0
  941. #define reg_qnt_flatness_thr_7_0_len 8
  942. #define reg_qnt_flatness_thr_7_0_lsb 0
  943. #define xd_p_reg_qnt_flatness_thr_9_8 0xA171
  944. #define reg_qnt_flatness_thr_9_8_pos 0
  945. #define reg_qnt_flatness_thr_9_8_len 2
  946. #define reg_qnt_flatness_thr_9_8_lsb 8
  947. #define xd_p_reg_dca_tone_idx_5_0 0xA171
  948. #define reg_dca_tone_idx_5_0_pos 2
  949. #define reg_dca_tone_idx_5_0_len 6
  950. #define reg_dca_tone_idx_5_0_lsb 0
  951. #define xd_p_reg_dca_tone_idx_12_6 0xA172
  952. #define reg_dca_tone_idx_12_6_pos 0
  953. #define reg_dca_tone_idx_12_6_len 7
  954. #define reg_dca_tone_idx_12_6_lsb 6
  955. #define xd_p_reg_dca_data_vld 0xA173
  956. #define reg_dca_data_vld_pos 0
  957. #define reg_dca_data_vld_len 1
  958. #define reg_dca_data_vld_lsb 0
  959. #define xd_p_reg_dca_read_update 0xA173
  960. #define reg_dca_read_update_pos 1
  961. #define reg_dca_read_update_len 1
  962. #define reg_dca_read_update_lsb 0
  963. #define xd_r_reg_dca_data_re_5_0 0xA173
  964. #define reg_dca_data_re_5_0_pos 2
  965. #define reg_dca_data_re_5_0_len 6
  966. #define reg_dca_data_re_5_0_lsb 0
  967. #define xd_r_reg_dca_data_re_10_6 0xA174
  968. #define reg_dca_data_re_10_6_pos 0
  969. #define reg_dca_data_re_10_6_len 5
  970. #define reg_dca_data_re_10_6_lsb 6
  971. #define xd_r_reg_dca_data_im_7_0 0xA175
  972. #define reg_dca_data_im_7_0_pos 0
  973. #define reg_dca_data_im_7_0_len 8
  974. #define reg_dca_data_im_7_0_lsb 0
  975. #define xd_r_reg_dca_data_im_10_8 0xA176
  976. #define reg_dca_data_im_10_8_pos 0
  977. #define reg_dca_data_im_10_8_len 3
  978. #define reg_dca_data_im_10_8_lsb 8
  979. #define xd_r_reg_dca_data_h2_7_0 0xA178
  980. #define reg_dca_data_h2_7_0_pos 0
  981. #define reg_dca_data_h2_7_0_len 8
  982. #define reg_dca_data_h2_7_0_lsb 0
  983. #define xd_r_reg_dca_data_h2_9_8 0xA179
  984. #define reg_dca_data_h2_9_8_pos 0
  985. #define reg_dca_data_h2_9_8_len 2
  986. #define reg_dca_data_h2_9_8_lsb 8
  987. #define xd_p_reg_f_adc_7_0 0xA180
  988. #define reg_f_adc_7_0_pos 0
  989. #define reg_f_adc_7_0_len 8
  990. #define reg_f_adc_7_0_lsb 0
  991. #define xd_p_reg_f_adc_15_8 0xA181
  992. #define reg_f_adc_15_8_pos 0
  993. #define reg_f_adc_15_8_len 8
  994. #define reg_f_adc_15_8_lsb 8
  995. #define xd_p_reg_f_adc_23_16 0xA182
  996. #define reg_f_adc_23_16_pos 0
  997. #define reg_f_adc_23_16_len 8
  998. #define reg_f_adc_23_16_lsb 16
  999. #define xd_r_intp_mu_7_0 0xA190
  1000. #define intp_mu_7_0_pos 0
  1001. #define intp_mu_7_0_len 8
  1002. #define intp_mu_7_0_lsb 0
  1003. #define xd_r_intp_mu_15_8 0xA191
  1004. #define intp_mu_15_8_pos 0
  1005. #define intp_mu_15_8_len 8
  1006. #define intp_mu_15_8_lsb 8
  1007. #define xd_r_intp_mu_19_16 0xA192
  1008. #define intp_mu_19_16_pos 0
  1009. #define intp_mu_19_16_len 4
  1010. #define intp_mu_19_16_lsb 16
  1011. #define xd_p_reg_agc_rst 0xA1A0
  1012. #define reg_agc_rst_pos 0
  1013. #define reg_agc_rst_len 1
  1014. #define reg_agc_rst_lsb 0
  1015. #define xd_p_rf_agc_en 0xA1A0
  1016. #define rf_agc_en_pos 1
  1017. #define rf_agc_en_len 1
  1018. #define rf_agc_en_lsb 0
  1019. #define xd_p_rf_agc_dis 0xA1A0
  1020. #define rf_agc_dis_pos 2
  1021. #define rf_agc_dis_len 1
  1022. #define rf_agc_dis_lsb 0
  1023. #define xd_p_if_agc_rst 0xA1A0
  1024. #define if_agc_rst_pos 3
  1025. #define if_agc_rst_len 1
  1026. #define if_agc_rst_lsb 0
  1027. #define xd_p_if_agc_en 0xA1A0
  1028. #define if_agc_en_pos 4
  1029. #define if_agc_en_len 1
  1030. #define if_agc_en_lsb 0
  1031. #define xd_p_if_agc_dis 0xA1A0
  1032. #define if_agc_dis_pos 5
  1033. #define if_agc_dis_len 1
  1034. #define if_agc_dis_lsb 0
  1035. #define xd_p_agc_lock 0xA1A0
  1036. #define agc_lock_pos 6
  1037. #define agc_lock_len 1
  1038. #define agc_lock_lsb 0
  1039. #define xd_p_reg_tinr_rst 0xA1A1
  1040. #define reg_tinr_rst_pos 0
  1041. #define reg_tinr_rst_len 1
  1042. #define reg_tinr_rst_lsb 0
  1043. #define xd_p_reg_tinr_en 0xA1A1
  1044. #define reg_tinr_en_pos 1
  1045. #define reg_tinr_en_len 1
  1046. #define reg_tinr_en_lsb 0
  1047. #define xd_p_reg_ccifs_en 0xA1A2
  1048. #define reg_ccifs_en_pos 0
  1049. #define reg_ccifs_en_len 1
  1050. #define reg_ccifs_en_lsb 0
  1051. #define xd_p_reg_ccifs_dis 0xA1A2
  1052. #define reg_ccifs_dis_pos 1
  1053. #define reg_ccifs_dis_len 1
  1054. #define reg_ccifs_dis_lsb 0
  1055. #define xd_p_reg_ccifs_rst 0xA1A2
  1056. #define reg_ccifs_rst_pos 2
  1057. #define reg_ccifs_rst_len 1
  1058. #define reg_ccifs_rst_lsb 0
  1059. #define xd_p_reg_ccifs_byp 0xA1A2
  1060. #define reg_ccifs_byp_pos 3
  1061. #define reg_ccifs_byp_len 1
  1062. #define reg_ccifs_byp_lsb 0
  1063. #define xd_p_reg_ccif_en 0xA1A3
  1064. #define reg_ccif_en_pos 0
  1065. #define reg_ccif_en_len 1
  1066. #define reg_ccif_en_lsb 0
  1067. #define xd_p_reg_ccif_dis 0xA1A3
  1068. #define reg_ccif_dis_pos 1
  1069. #define reg_ccif_dis_len 1
  1070. #define reg_ccif_dis_lsb 0
  1071. #define xd_p_reg_ccif_rst 0xA1A3
  1072. #define reg_ccif_rst_pos 2
  1073. #define reg_ccif_rst_len 1
  1074. #define reg_ccif_rst_lsb 0
  1075. #define xd_p_reg_ccif_byp 0xA1A3
  1076. #define reg_ccif_byp_pos 3
  1077. #define reg_ccif_byp_len 1
  1078. #define reg_ccif_byp_lsb 0
  1079. #define xd_p_dagc1_rst 0xA1A4
  1080. #define dagc1_rst_pos 0
  1081. #define dagc1_rst_len 1
  1082. #define dagc1_rst_lsb 0
  1083. #define xd_p_dagc1_en 0xA1A4
  1084. #define dagc1_en_pos 1
  1085. #define dagc1_en_len 1
  1086. #define dagc1_en_lsb 0
  1087. #define xd_p_dagc1_mode 0xA1A4
  1088. #define dagc1_mode_pos 2
  1089. #define dagc1_mode_len 2
  1090. #define dagc1_mode_lsb 0
  1091. #define xd_p_dagc1_done 0xA1A4
  1092. #define dagc1_done_pos 4
  1093. #define dagc1_done_len 1
  1094. #define dagc1_done_lsb 0
  1095. #define xd_p_ccid_rst 0xA1A5
  1096. #define ccid_rst_pos 0
  1097. #define ccid_rst_len 1
  1098. #define ccid_rst_lsb 0
  1099. #define xd_p_ccid_en 0xA1A5
  1100. #define ccid_en_pos 1
  1101. #define ccid_en_len 1
  1102. #define ccid_en_lsb 0
  1103. #define xd_p_ccid_mode 0xA1A5
  1104. #define ccid_mode_pos 2
  1105. #define ccid_mode_len 2
  1106. #define ccid_mode_lsb 0
  1107. #define xd_p_ccid_done 0xA1A5
  1108. #define ccid_done_pos 4
  1109. #define ccid_done_len 1
  1110. #define ccid_done_lsb 0
  1111. #define xd_r_ccid_deted 0xA1A5
  1112. #define ccid_deted_pos 5
  1113. #define ccid_deted_len 1
  1114. #define ccid_deted_lsb 0
  1115. #define xd_p_ccid2_en 0xA1A5
  1116. #define ccid2_en_pos 6
  1117. #define ccid2_en_len 1
  1118. #define ccid2_en_lsb 0
  1119. #define xd_p_ccid2_done 0xA1A5
  1120. #define ccid2_done_pos 7
  1121. #define ccid2_done_len 1
  1122. #define ccid2_done_lsb 0
  1123. #define xd_p_reg_bfs_en 0xA1A6
  1124. #define reg_bfs_en_pos 0
  1125. #define reg_bfs_en_len 1
  1126. #define reg_bfs_en_lsb 0
  1127. #define xd_p_reg_bfs_dis 0xA1A6
  1128. #define reg_bfs_dis_pos 1
  1129. #define reg_bfs_dis_len 1
  1130. #define reg_bfs_dis_lsb 0
  1131. #define xd_p_reg_bfs_rst 0xA1A6
  1132. #define reg_bfs_rst_pos 2
  1133. #define reg_bfs_rst_len 1
  1134. #define reg_bfs_rst_lsb 0
  1135. #define xd_p_reg_bfs_byp 0xA1A6
  1136. #define reg_bfs_byp_pos 3
  1137. #define reg_bfs_byp_len 1
  1138. #define reg_bfs_byp_lsb 0
  1139. #define xd_p_reg_antif_en 0xA1A7
  1140. #define reg_antif_en_pos 0
  1141. #define reg_antif_en_len 1
  1142. #define reg_antif_en_lsb 0
  1143. #define xd_p_reg_antif_dis 0xA1A7
  1144. #define reg_antif_dis_pos 1
  1145. #define reg_antif_dis_len 1
  1146. #define reg_antif_dis_lsb 0
  1147. #define xd_p_reg_antif_rst 0xA1A7
  1148. #define reg_antif_rst_pos 2
  1149. #define reg_antif_rst_len 1
  1150. #define reg_antif_rst_lsb 0
  1151. #define xd_p_reg_antif_byp 0xA1A7
  1152. #define reg_antif_byp_pos 3
  1153. #define reg_antif_byp_len 1
  1154. #define reg_antif_byp_lsb 0
  1155. #define xd_p_intp_en 0xA1A8
  1156. #define intp_en_pos 0
  1157. #define intp_en_len 1
  1158. #define intp_en_lsb 0
  1159. #define xd_p_intp_dis 0xA1A8
  1160. #define intp_dis_pos 1
  1161. #define intp_dis_len 1
  1162. #define intp_dis_lsb 0
  1163. #define xd_p_intp_rst 0xA1A8
  1164. #define intp_rst_pos 2
  1165. #define intp_rst_len 1
  1166. #define intp_rst_lsb 0
  1167. #define xd_p_intp_byp 0xA1A8
  1168. #define intp_byp_pos 3
  1169. #define intp_byp_len 1
  1170. #define intp_byp_lsb 0
  1171. #define xd_p_reg_acif_en 0xA1A9
  1172. #define reg_acif_en_pos 0
  1173. #define reg_acif_en_len 1
  1174. #define reg_acif_en_lsb 0
  1175. #define xd_p_reg_acif_dis 0xA1A9
  1176. #define reg_acif_dis_pos 1
  1177. #define reg_acif_dis_len 1
  1178. #define reg_acif_dis_lsb 0
  1179. #define xd_p_reg_acif_rst 0xA1A9
  1180. #define reg_acif_rst_pos 2
  1181. #define reg_acif_rst_len 1
  1182. #define reg_acif_rst_lsb 0
  1183. #define xd_p_reg_acif_byp 0xA1A9
  1184. #define reg_acif_byp_pos 3
  1185. #define reg_acif_byp_len 1
  1186. #define reg_acif_byp_lsb 0
  1187. #define xd_p_reg_acif_sync_mode 0xA1A9
  1188. #define reg_acif_sync_mode_pos 4
  1189. #define reg_acif_sync_mode_len 1
  1190. #define reg_acif_sync_mode_lsb 0
  1191. #define xd_p_dagc2_rst 0xA1AA
  1192. #define dagc2_rst_pos 0
  1193. #define dagc2_rst_len 1
  1194. #define dagc2_rst_lsb 0
  1195. #define xd_p_dagc2_en 0xA1AA
  1196. #define dagc2_en_pos 1
  1197. #define dagc2_en_len 1
  1198. #define dagc2_en_lsb 0
  1199. #define xd_p_dagc2_mode 0xA1AA
  1200. #define dagc2_mode_pos 2
  1201. #define dagc2_mode_len 2
  1202. #define dagc2_mode_lsb 0
  1203. #define xd_p_dagc2_done 0xA1AA
  1204. #define dagc2_done_pos 4
  1205. #define dagc2_done_len 1
  1206. #define dagc2_done_lsb 0
  1207. #define xd_p_reg_dca_en 0xA1AB
  1208. #define reg_dca_en_pos 0
  1209. #define reg_dca_en_len 1
  1210. #define reg_dca_en_lsb 0
  1211. #define xd_p_dagc2_accumulate_num_2k_7_0 0xA1C0
  1212. #define dagc2_accumulate_num_2k_7_0_pos 0
  1213. #define dagc2_accumulate_num_2k_7_0_len 8
  1214. #define dagc2_accumulate_num_2k_7_0_lsb 0
  1215. #define xd_p_dagc2_accumulate_num_2k_12_8 0xA1C1
  1216. #define dagc2_accumulate_num_2k_12_8_pos 0
  1217. #define dagc2_accumulate_num_2k_12_8_len 5
  1218. #define dagc2_accumulate_num_2k_12_8_lsb 8
  1219. #define xd_p_dagc2_accumulate_num_8k_7_0 0xA1C2
  1220. #define dagc2_accumulate_num_8k_7_0_pos 0
  1221. #define dagc2_accumulate_num_8k_7_0_len 8
  1222. #define dagc2_accumulate_num_8k_7_0_lsb 0
  1223. #define xd_p_dagc2_accumulate_num_8k_12_8 0xA1C3
  1224. #define dagc2_accumulate_num_8k_12_8_pos 0
  1225. #define dagc2_accumulate_num_8k_12_8_len 5
  1226. #define dagc2_accumulate_num_8k_12_8_lsb 8
  1227. #define xd_p_dagc2_desired_level_2_0 0xA1C3
  1228. #define dagc2_desired_level_2_0_pos 5
  1229. #define dagc2_desired_level_2_0_len 3
  1230. #define dagc2_desired_level_2_0_lsb 0
  1231. #define xd_p_dagc2_desired_level_8_3 0xA1C4
  1232. #define dagc2_desired_level_8_3_pos 0
  1233. #define dagc2_desired_level_8_3_len 6
  1234. #define dagc2_desired_level_8_3_lsb 3
  1235. #define xd_p_dagc2_apply_delay 0xA1C5
  1236. #define dagc2_apply_delay_pos 0
  1237. #define dagc2_apply_delay_len 7
  1238. #define dagc2_apply_delay_lsb 0
  1239. #define xd_p_dagc2_bypass_scale_ctl 0xA1C6
  1240. #define dagc2_bypass_scale_ctl_pos 0
  1241. #define dagc2_bypass_scale_ctl_len 3
  1242. #define dagc2_bypass_scale_ctl_lsb 0
  1243. #define xd_p_dagc2_programmable_shift1 0xA1C7
  1244. #define dagc2_programmable_shift1_pos 0
  1245. #define dagc2_programmable_shift1_len 8
  1246. #define dagc2_programmable_shift1_lsb 0
  1247. #define xd_p_dagc2_programmable_shift2 0xA1C8
  1248. #define dagc2_programmable_shift2_pos 0
  1249. #define dagc2_programmable_shift2_len 8
  1250. #define dagc2_programmable_shift2_lsb 0
  1251. #define xd_p_reg_dagc2_in_sat_cnt_7_0 0xA1C9
  1252. #define reg_dagc2_in_sat_cnt_7_0_pos 0
  1253. #define reg_dagc2_in_sat_cnt_7_0_len 8
  1254. #define reg_dagc2_in_sat_cnt_7_0_lsb 0
  1255. #define xd_p_reg_dagc2_in_sat_cnt_15_8 0xA1CA
  1256. #define reg_dagc2_in_sat_cnt_15_8_pos 0
  1257. #define reg_dagc2_in_sat_cnt_15_8_len 8
  1258. #define reg_dagc2_in_sat_cnt_15_8_lsb 8
  1259. #define xd_p_reg_dagc2_in_sat_cnt_23_16 0xA1CB
  1260. #define reg_dagc2_in_sat_cnt_23_16_pos 0
  1261. #define reg_dagc2_in_sat_cnt_23_16_len 8
  1262. #define reg_dagc2_in_sat_cnt_23_16_lsb 16
  1263. #define xd_p_reg_dagc2_in_sat_cnt_31_24 0xA1CC
  1264. #define reg_dagc2_in_sat_cnt_31_24_pos 0
  1265. #define reg_dagc2_in_sat_cnt_31_24_len 8
  1266. #define reg_dagc2_in_sat_cnt_31_24_lsb 24
  1267. #define xd_p_reg_dagc2_out_sat_cnt_7_0 0xA1CD
  1268. #define reg_dagc2_out_sat_cnt_7_0_pos 0
  1269. #define reg_dagc2_out_sat_cnt_7_0_len 8
  1270. #define reg_dagc2_out_sat_cnt_7_0_lsb 0
  1271. #define xd_p_reg_dagc2_out_sat_cnt_15_8 0xA1CE
  1272. #define reg_dagc2_out_sat_cnt_15_8_pos 0
  1273. #define reg_dagc2_out_sat_cnt_15_8_len 8
  1274. #define reg_dagc2_out_sat_cnt_15_8_lsb 8
  1275. #define xd_p_reg_dagc2_out_sat_cnt_23_16 0xA1CF
  1276. #define reg_dagc2_out_sat_cnt_23_16_pos 0
  1277. #define reg_dagc2_out_sat_cnt_23_16_len 8
  1278. #define reg_dagc2_out_sat_cnt_23_16_lsb 16
  1279. #define xd_p_reg_dagc2_out_sat_cnt_31_24 0xA1D0
  1280. #define reg_dagc2_out_sat_cnt_31_24_pos 0
  1281. #define reg_dagc2_out_sat_cnt_31_24_len 8
  1282. #define reg_dagc2_out_sat_cnt_31_24_lsb 24
  1283. #define xd_r_dagc2_multiplier_7_0 0xA1D6
  1284. #define dagc2_multiplier_7_0_pos 0
  1285. #define dagc2_multiplier_7_0_len 8
  1286. #define dagc2_multiplier_7_0_lsb 0
  1287. #define xd_r_dagc2_multiplier_15_8 0xA1D7
  1288. #define dagc2_multiplier_15_8_pos 0
  1289. #define dagc2_multiplier_15_8_len 8
  1290. #define dagc2_multiplier_15_8_lsb 8
  1291. #define xd_r_dagc2_right_shift_bits 0xA1D8
  1292. #define dagc2_right_shift_bits_pos 0
  1293. #define dagc2_right_shift_bits_len 4
  1294. #define dagc2_right_shift_bits_lsb 0
  1295. #define xd_p_cfoe_NS_coeff1_7_0 0xA200
  1296. #define cfoe_NS_coeff1_7_0_pos 0
  1297. #define cfoe_NS_coeff1_7_0_len 8
  1298. #define cfoe_NS_coeff1_7_0_lsb 0
  1299. #define xd_p_cfoe_NS_coeff1_15_8 0xA201
  1300. #define cfoe_NS_coeff1_15_8_pos 0
  1301. #define cfoe_NS_coeff1_15_8_len 8
  1302. #define cfoe_NS_coeff1_15_8_lsb 8
  1303. #define xd_p_cfoe_NS_coeff1_23_16 0xA202
  1304. #define cfoe_NS_coeff1_23_16_pos 0
  1305. #define cfoe_NS_coeff1_23_16_len 8
  1306. #define cfoe_NS_coeff1_23_16_lsb 16
  1307. #define xd_p_cfoe_NS_coeff1_25_24 0xA203
  1308. #define cfoe_NS_coeff1_25_24_pos 0
  1309. #define cfoe_NS_coeff1_25_24_len 2
  1310. #define cfoe_NS_coeff1_25_24_lsb 24
  1311. #define xd_p_cfoe_NS_coeff2_5_0 0xA203
  1312. #define cfoe_NS_coeff2_5_0_pos 2
  1313. #define cfoe_NS_coeff2_5_0_len 6
  1314. #define cfoe_NS_coeff2_5_0_lsb 0
  1315. #define xd_p_cfoe_NS_coeff2_13_6 0xA204
  1316. #define cfoe_NS_coeff2_13_6_pos 0
  1317. #define cfoe_NS_coeff2_13_6_len 8
  1318. #define cfoe_NS_coeff2_13_6_lsb 6
  1319. #define xd_p_cfoe_NS_coeff2_21_14 0xA205
  1320. #define cfoe_NS_coeff2_21_14_pos 0
  1321. #define cfoe_NS_coeff2_21_14_len 8
  1322. #define cfoe_NS_coeff2_21_14_lsb 14
  1323. #define xd_p_cfoe_NS_coeff2_24_22 0xA206
  1324. #define cfoe_NS_coeff2_24_22_pos 0
  1325. #define cfoe_NS_coeff2_24_22_len 3
  1326. #define cfoe_NS_coeff2_24_22_lsb 22
  1327. #define xd_p_cfoe_lf_c1_4_0 0xA206
  1328. #define cfoe_lf_c1_4_0_pos 3
  1329. #define cfoe_lf_c1_4_0_len 5
  1330. #define cfoe_lf_c1_4_0_lsb 0
  1331. #define xd_p_cfoe_lf_c1_12_5 0xA207
  1332. #define cfoe_lf_c1_12_5_pos 0
  1333. #define cfoe_lf_c1_12_5_len 8
  1334. #define cfoe_lf_c1_12_5_lsb 5
  1335. #define xd_p_cfoe_lf_c1_20_13 0xA208
  1336. #define cfoe_lf_c1_20_13_pos 0
  1337. #define cfoe_lf_c1_20_13_len 8
  1338. #define cfoe_lf_c1_20_13_lsb 13
  1339. #define xd_p_cfoe_lf_c1_25_21 0xA209
  1340. #define cfoe_lf_c1_25_21_pos 0
  1341. #define cfoe_lf_c1_25_21_len 5
  1342. #define cfoe_lf_c1_25_21_lsb 21
  1343. #define xd_p_cfoe_lf_c2_2_0 0xA209
  1344. #define cfoe_lf_c2_2_0_pos 5
  1345. #define cfoe_lf_c2_2_0_len 3
  1346. #define cfoe_lf_c2_2_0_lsb 0
  1347. #define xd_p_cfoe_lf_c2_10_3 0xA20A
  1348. #define cfoe_lf_c2_10_3_pos 0
  1349. #define cfoe_lf_c2_10_3_len 8
  1350. #define cfoe_lf_c2_10_3_lsb 3
  1351. #define xd_p_cfoe_lf_c2_18_11 0xA20B
  1352. #define cfoe_lf_c2_18_11_pos 0
  1353. #define cfoe_lf_c2_18_11_len 8
  1354. #define cfoe_lf_c2_18_11_lsb 11
  1355. #define xd_p_cfoe_lf_c2_25_19 0xA20C
  1356. #define cfoe_lf_c2_25_19_pos 0
  1357. #define cfoe_lf_c2_25_19_len 7
  1358. #define cfoe_lf_c2_25_19_lsb 19
  1359. #define xd_p_cfoe_ifod_7_0 0xA20D
  1360. #define cfoe_ifod_7_0_pos 0
  1361. #define cfoe_ifod_7_0_len 8
  1362. #define cfoe_ifod_7_0_lsb 0
  1363. #define xd_p_cfoe_ifod_10_8 0xA20E
  1364. #define cfoe_ifod_10_8_pos 0
  1365. #define cfoe_ifod_10_8_len 3
  1366. #define cfoe_ifod_10_8_lsb 8
  1367. #define xd_p_cfoe_Divg_ctr_th 0xA20E
  1368. #define cfoe_Divg_ctr_th_pos 4
  1369. #define cfoe_Divg_ctr_th_len 4
  1370. #define cfoe_Divg_ctr_th_lsb 0
  1371. #define xd_p_cfoe_FOT_divg_th 0xA20F
  1372. #define cfoe_FOT_divg_th_pos 0
  1373. #define cfoe_FOT_divg_th_len 8
  1374. #define cfoe_FOT_divg_th_lsb 0
  1375. #define xd_p_cfoe_FOT_cnvg_th 0xA210
  1376. #define cfoe_FOT_cnvg_th_pos 0
  1377. #define cfoe_FOT_cnvg_th_len 8
  1378. #define cfoe_FOT_cnvg_th_lsb 0
  1379. #define xd_p_reg_cfoe_offset_7_0 0xA211
  1380. #define reg_cfoe_offset_7_0_pos 0
  1381. #define reg_cfoe_offset_7_0_len 8
  1382. #define reg_cfoe_offset_7_0_lsb 0
  1383. #define xd_p_reg_cfoe_offset_9_8 0xA212
  1384. #define reg_cfoe_off