/drivers/video/omap2/dss/dsi.c
https://bitbucket.org/wisechild/galaxy-nexus · C · 4892 lines · 3688 code · 975 blank · 229 comment · 517 complexity · 651627daad8025e184a206d72d55e37f MD5 · raw file
Large files are truncated click here to view the full file
- /*
- * linux/drivers/video/omap2/dss/dsi.c
- *
- * Copyright (C) 2009 Nokia Corporation
- * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of the GNU General Public License version 2 as published by
- * the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program. If not, see <http://www.gnu.org/licenses/>.
- */
- #define DSS_SUBSYS_NAME "DSI"
- #include <linux/kernel.h>
- #include <linux/io.h>
- #include <linux/clk.h>
- #include <linux/device.h>
- #include <linux/err.h>
- #include <linux/interrupt.h>
- #include <linux/delay.h>
- #include <linux/mutex.h>
- #include <linux/semaphore.h>
- #include <linux/seq_file.h>
- #include <linux/platform_device.h>
- #include <linux/regulator/consumer.h>
- #include <linux/wait.h>
- #include <linux/workqueue.h>
- #include <linux/sched.h>
- #include <linux/slab.h>
- #include <linux/debugfs.h>
- #include <linux/pm_runtime.h>
- #include <video/omapdss.h>
- #include <plat/clock.h>
- #include "dss.h"
- #include "dss_features.h"
- /*#define VERBOSE_IRQ*/
- #define DSI_CATCH_MISSING_TE
- struct dsi_reg { u16 idx; };
- #define DSI_REG(idx) ((const struct dsi_reg) { idx })
- #define DSI_SZ_REGS SZ_1K
- /* DSI Protocol Engine */
- #define DSI_REVISION DSI_REG(0x0000)
- #define DSI_SYSCONFIG DSI_REG(0x0010)
- #define DSI_SYSSTATUS DSI_REG(0x0014)
- #define DSI_IRQSTATUS DSI_REG(0x0018)
- #define DSI_IRQENABLE DSI_REG(0x001C)
- #define DSI_CTRL DSI_REG(0x0040)
- #define DSI_GNQ DSI_REG(0x0044)
- #define DSI_COMPLEXIO_CFG1 DSI_REG(0x0048)
- #define DSI_COMPLEXIO_IRQ_STATUS DSI_REG(0x004C)
- #define DSI_COMPLEXIO_IRQ_ENABLE DSI_REG(0x0050)
- #define DSI_CLK_CTRL DSI_REG(0x0054)
- #define DSI_TIMING1 DSI_REG(0x0058)
- #define DSI_TIMING2 DSI_REG(0x005C)
- #define DSI_VM_TIMING1 DSI_REG(0x0060)
- #define DSI_VM_TIMING2 DSI_REG(0x0064)
- #define DSI_VM_TIMING3 DSI_REG(0x0068)
- #define DSI_CLK_TIMING DSI_REG(0x006C)
- #define DSI_TX_FIFO_VC_SIZE DSI_REG(0x0070)
- #define DSI_RX_FIFO_VC_SIZE DSI_REG(0x0074)
- #define DSI_COMPLEXIO_CFG2 DSI_REG(0x0078)
- #define DSI_RX_FIFO_VC_FULLNESS DSI_REG(0x007C)
- #define DSI_VM_TIMING4 DSI_REG(0x0080)
- #define DSI_TX_FIFO_VC_EMPTINESS DSI_REG(0x0084)
- #define DSI_VM_TIMING5 DSI_REG(0x0088)
- #define DSI_VM_TIMING6 DSI_REG(0x008C)
- #define DSI_VM_TIMING7 DSI_REG(0x0090)
- #define DSI_STOPCLK_TIMING DSI_REG(0x0094)
- #define DSI_VC_CTRL(n) DSI_REG(0x0100 + (n * 0x20))
- #define DSI_VC_TE(n) DSI_REG(0x0104 + (n * 0x20))
- #define DSI_VC_LONG_PACKET_HEADER(n) DSI_REG(0x0108 + (n * 0x20))
- #define DSI_VC_LONG_PACKET_PAYLOAD(n) DSI_REG(0x010C + (n * 0x20))
- #define DSI_VC_SHORT_PACKET_HEADER(n) DSI_REG(0x0110 + (n * 0x20))
- #define DSI_VC_IRQSTATUS(n) DSI_REG(0x0118 + (n * 0x20))
- #define DSI_VC_IRQENABLE(n) DSI_REG(0x011C + (n * 0x20))
- /* DSIPHY_SCP */
- #define DSI_DSIPHY_CFG0 DSI_REG(0x200 + 0x0000)
- #define DSI_DSIPHY_CFG1 DSI_REG(0x200 + 0x0004)
- #define DSI_DSIPHY_CFG2 DSI_REG(0x200 + 0x0008)
- #define DSI_DSIPHY_CFG5 DSI_REG(0x200 + 0x0014)
- #define DSI_DSIPHY_CFG10 DSI_REG(0x200 + 0x0028)
- /* DSI_PLL_CTRL_SCP */
- #define DSI_PLL_CONTROL DSI_REG(0x300 + 0x0000)
- #define DSI_PLL_STATUS DSI_REG(0x300 + 0x0004)
- #define DSI_PLL_GO DSI_REG(0x300 + 0x0008)
- #define DSI_PLL_CONFIGURATION1 DSI_REG(0x300 + 0x000C)
- #define DSI_PLL_CONFIGURATION2 DSI_REG(0x300 + 0x0010)
- #define REG_GET(dsidev, idx, start, end) \
- FLD_GET(dsi_read_reg(dsidev, idx), start, end)
- #define REG_FLD_MOD(dsidev, idx, val, start, end) \
- dsi_write_reg(dsidev, idx, FLD_MOD(dsi_read_reg(dsidev, idx), val, start, end))
- /* Global interrupts */
- #define DSI_IRQ_VC0 (1 << 0)
- #define DSI_IRQ_VC1 (1 << 1)
- #define DSI_IRQ_VC2 (1 << 2)
- #define DSI_IRQ_VC3 (1 << 3)
- #define DSI_IRQ_WAKEUP (1 << 4)
- #define DSI_IRQ_RESYNC (1 << 5)
- #define DSI_IRQ_PLL_LOCK (1 << 7)
- #define DSI_IRQ_PLL_UNLOCK (1 << 8)
- #define DSI_IRQ_PLL_RECALL (1 << 9)
- #define DSI_IRQ_COMPLEXIO_ERR (1 << 10)
- #define DSI_IRQ_HS_TX_TIMEOUT (1 << 14)
- #define DSI_IRQ_LP_RX_TIMEOUT (1 << 15)
- #define DSI_IRQ_TE_TRIGGER (1 << 16)
- #define DSI_IRQ_ACK_TRIGGER (1 << 17)
- #define DSI_IRQ_SYNC_LOST (1 << 18)
- #define DSI_IRQ_LDO_POWER_GOOD (1 << 19)
- #define DSI_IRQ_TA_TIMEOUT (1 << 20)
- #define DSI_IRQ_ERROR_MASK \
- (DSI_IRQ_HS_TX_TIMEOUT | DSI_IRQ_LP_RX_TIMEOUT | DSI_IRQ_SYNC_LOST | \
- DSI_IRQ_TA_TIMEOUT)
- #define DSI_IRQ_CHANNEL_MASK 0xf
- /* Virtual channel interrupts */
- #define DSI_VC_IRQ_CS (1 << 0)
- #define DSI_VC_IRQ_ECC_CORR (1 << 1)
- #define DSI_VC_IRQ_PACKET_SENT (1 << 2)
- #define DSI_VC_IRQ_FIFO_TX_OVF (1 << 3)
- #define DSI_VC_IRQ_FIFO_RX_OVF (1 << 4)
- #define DSI_VC_IRQ_BTA (1 << 5)
- #define DSI_VC_IRQ_ECC_NO_CORR (1 << 6)
- #define DSI_VC_IRQ_FIFO_TX_UDF (1 << 7)
- #define DSI_VC_IRQ_PP_BUSY_CHANGE (1 << 8)
- #define DSI_VC_IRQ_ERROR_MASK \
- (DSI_VC_IRQ_CS | DSI_VC_IRQ_ECC_CORR | DSI_VC_IRQ_FIFO_TX_OVF | \
- DSI_VC_IRQ_FIFO_RX_OVF | DSI_VC_IRQ_ECC_NO_CORR | \
- DSI_VC_IRQ_FIFO_TX_UDF)
- /* ComplexIO interrupts */
- #define DSI_CIO_IRQ_ERRSYNCESC1 (1 << 0)
- #define DSI_CIO_IRQ_ERRSYNCESC2 (1 << 1)
- #define DSI_CIO_IRQ_ERRSYNCESC3 (1 << 2)
- #define DSI_CIO_IRQ_ERRSYNCESC4 (1 << 3)
- #define DSI_CIO_IRQ_ERRSYNCESC5 (1 << 4)
- #define DSI_CIO_IRQ_ERRESC1 (1 << 5)
- #define DSI_CIO_IRQ_ERRESC2 (1 << 6)
- #define DSI_CIO_IRQ_ERRESC3 (1 << 7)
- #define DSI_CIO_IRQ_ERRESC4 (1 << 8)
- #define DSI_CIO_IRQ_ERRESC5 (1 << 9)
- #define DSI_CIO_IRQ_ERRCONTROL1 (1 << 10)
- #define DSI_CIO_IRQ_ERRCONTROL2 (1 << 11)
- #define DSI_CIO_IRQ_ERRCONTROL3 (1 << 12)
- #define DSI_CIO_IRQ_ERRCONTROL4 (1 << 13)
- #define DSI_CIO_IRQ_ERRCONTROL5 (1 << 14)
- #define DSI_CIO_IRQ_STATEULPS1 (1 << 15)
- #define DSI_CIO_IRQ_STATEULPS2 (1 << 16)
- #define DSI_CIO_IRQ_STATEULPS3 (1 << 17)
- #define DSI_CIO_IRQ_STATEULPS4 (1 << 18)
- #define DSI_CIO_IRQ_STATEULPS5 (1 << 19)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP0_1 (1 << 20)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP1_1 (1 << 21)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP0_2 (1 << 22)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP1_2 (1 << 23)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP0_3 (1 << 24)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP1_3 (1 << 25)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP0_4 (1 << 26)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP1_4 (1 << 27)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP0_5 (1 << 28)
- #define DSI_CIO_IRQ_ERRCONTENTIONLP1_5 (1 << 29)
- #define DSI_CIO_IRQ_ULPSACTIVENOT_ALL0 (1 << 30)
- #define DSI_CIO_IRQ_ULPSACTIVENOT_ALL1 (1 << 31)
- #define DSI_CIO_IRQ_ERROR_MASK \
- (DSI_CIO_IRQ_ERRSYNCESC1 | DSI_CIO_IRQ_ERRSYNCESC2 | \
- DSI_CIO_IRQ_ERRSYNCESC3 | DSI_CIO_IRQ_ERRSYNCESC4 | \
- DSI_CIO_IRQ_ERRSYNCESC5 | \
- DSI_CIO_IRQ_ERRESC1 | DSI_CIO_IRQ_ERRESC2 | \
- DSI_CIO_IRQ_ERRESC3 | DSI_CIO_IRQ_ERRESC4 | \
- DSI_CIO_IRQ_ERRESC5 | \
- DSI_CIO_IRQ_ERRCONTROL1 | DSI_CIO_IRQ_ERRCONTROL2 | \
- DSI_CIO_IRQ_ERRCONTROL3 | DSI_CIO_IRQ_ERRCONTROL4 | \
- DSI_CIO_IRQ_ERRCONTROL5 | \
- DSI_CIO_IRQ_ERRCONTENTIONLP0_1 | DSI_CIO_IRQ_ERRCONTENTIONLP1_1 | \
- DSI_CIO_IRQ_ERRCONTENTIONLP0_2 | DSI_CIO_IRQ_ERRCONTENTIONLP1_2 | \
- DSI_CIO_IRQ_ERRCONTENTIONLP0_3 | DSI_CIO_IRQ_ERRCONTENTIONLP1_3 | \
- DSI_CIO_IRQ_ERRCONTENTIONLP0_4 | DSI_CIO_IRQ_ERRCONTENTIONLP1_4 | \
- DSI_CIO_IRQ_ERRCONTENTIONLP0_5 | DSI_CIO_IRQ_ERRCONTENTIONLP1_5)
- #define DSI_DT_DCS_SHORT_WRITE_0 0x05
- #define DSI_DT_DCS_SHORT_WRITE_1 0x15
- #define DSI_DT_DCS_READ 0x06
- #define DSI_DT_SET_MAX_RET_PKG_SIZE 0x37
- #define DSI_DT_NULL_PACKET 0x09
- #define DSI_DT_DCS_LONG_WRITE 0x39
- #define DSI_DT_RX_ACK_WITH_ERR 0x02
- #define DSI_DT_RX_LONG_READ 0x1a
- #define DSI_DT_RX_DCS_LONG_READ 0x1c
- #define DSI_DT_RX_SHORT_READ_1 0x21
- #define DSI_DT_RX_SHORT_READ_2 0x22
- typedef void (*omap_dsi_isr_t) (void *arg, u32 mask);
- #define DSI_MAX_NR_ISRS 2
- struct dsi_isr_data {
- omap_dsi_isr_t isr;
- void *arg;
- u32 mask;
- };
- enum fifo_size {
- DSI_FIFO_SIZE_0 = 0,
- DSI_FIFO_SIZE_32 = 1,
- DSI_FIFO_SIZE_64 = 2,
- DSI_FIFO_SIZE_96 = 3,
- DSI_FIFO_SIZE_128 = 4,
- };
- enum dsi_vc_mode {
- DSI_VC_MODE_L4 = 0,
- DSI_VC_MODE_VP,
- };
- enum dsi_lane {
- DSI_CLK_P = 1 << 0,
- DSI_CLK_N = 1 << 1,
- DSI_DATA1_P = 1 << 2,
- DSI_DATA1_N = 1 << 3,
- DSI_DATA2_P = 1 << 4,
- DSI_DATA2_N = 1 << 5,
- DSI_DATA3_P = 1 << 6,
- DSI_DATA3_N = 1 << 7,
- DSI_DATA4_P = 1 << 8,
- DSI_DATA4_N = 1 << 9,
- };
- struct dsi_update_region {
- u16 x, y, w, h;
- struct omap_dss_device *device;
- };
- struct dsi_irq_stats {
- unsigned long last_reset;
- unsigned irq_count;
- unsigned dsi_irqs[32];
- unsigned vc_irqs[4][32];
- unsigned cio_irqs[32];
- };
- struct dsi_isr_tables {
- struct dsi_isr_data isr_table[DSI_MAX_NR_ISRS];
- struct dsi_isr_data isr_table_vc[4][DSI_MAX_NR_ISRS];
- struct dsi_isr_data isr_table_cio[DSI_MAX_NR_ISRS];
- };
- struct dsi_data {
- struct platform_device *pdev;
- void __iomem *base;
- struct mutex runtime_lock;
- int runtime_count;
- int irq;
- struct clk *dss_clk;
- struct clk *sys_clk;
- void (*dsi_mux_pads)(bool enable);
- struct dsi_clock_info current_cinfo;
- bool vdds_dsi_enabled;
- struct regulator *vdds_dsi_reg;
- struct {
- enum dsi_vc_mode mode;
- struct omap_dss_device *dssdev;
- enum fifo_size fifo_size;
- int vc_id;
- } vc[4];
- struct mutex lock;
- struct semaphore bus_lock;
- unsigned pll_locked;
- spinlock_t irq_lock;
- struct dsi_isr_tables isr_tables;
- /* space for a copy used by the interrupt handler */
- struct dsi_isr_tables isr_tables_copy;
- int update_channel;
- struct dsi_update_region update_region;
- bool te_enabled;
- bool ulps_enabled;
- void (*framedone_callback)(int, void *);
- void *framedone_data;
- struct delayed_work framedone_timeout_work;
- #ifdef DSI_CATCH_MISSING_TE
- struct timer_list te_timer;
- #endif
- unsigned long cache_req_pck;
- unsigned long cache_clk_freq;
- struct dsi_clock_info cache_cinfo;
- u32 errors;
- spinlock_t errors_lock;
- #ifdef DEBUG
- ktime_t perf_setup_time;
- ktime_t perf_start_time;
- #endif
- int debug_read;
- int debug_write;
- #ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
- spinlock_t irq_stats_lock;
- struct dsi_irq_stats irq_stats;
- #endif
- /* DSI PLL Parameter Ranges */
- unsigned long regm_max, regn_max;
- unsigned long regm_dispc_max, regm_dsi_max;
- unsigned long fint_min, fint_max;
- unsigned long lpdiv_max;
- int num_data_lanes;
- unsigned scp_clk_refcount;
- };
- struct dsi_packet_sent_handler_data {
- struct platform_device *dsidev;
- struct completion *completion;
- };
- static struct platform_device *dsi_pdev_map[MAX_NUM_DSI];
- #ifdef DEBUG
- static unsigned int dsi_perf;
- module_param_named(dsi_perf, dsi_perf, bool, 0644);
- #endif
- static inline struct dsi_data *dsi_get_dsidrv_data(struct platform_device *dsidev)
- {
- return dev_get_drvdata(&dsidev->dev);
- }
- static inline struct platform_device *dsi_get_dsidev_from_dssdev(struct omap_dss_device *dssdev)
- {
- return dsi_pdev_map[dssdev->phy.dsi.module];
- }
- struct platform_device *dsi_get_dsidev_from_id(int module)
- {
- return dsi_pdev_map[module];
- }
- static int dsi_get_dsidev_id(struct platform_device *dsidev)
- {
- /* TEMP: Pass 0 as the dsi module index till the time the dsi platform
- * device names aren't changed to the form "omapdss_dsi.0",
- * "omapdss_dsi.1" and so on */
- BUG_ON(dsidev->id != -1);
- return 0;
- }
- static inline void dsi_write_reg(struct platform_device *dsidev,
- const struct dsi_reg idx, u32 val)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- __raw_writel(val, dsi->base + idx.idx);
- }
- static inline u32 dsi_read_reg(struct platform_device *dsidev,
- const struct dsi_reg idx)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- return __raw_readl(dsi->base + idx.idx);
- }
- void dsi_bus_lock(struct omap_dss_device *dssdev)
- {
- struct platform_device *dsidev = dsi_get_dsidev_from_dssdev(dssdev);
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- down(&dsi->bus_lock);
- }
- EXPORT_SYMBOL(dsi_bus_lock);
- void dsi_bus_unlock(struct omap_dss_device *dssdev)
- {
- struct platform_device *dsidev = dsi_get_dsidev_from_dssdev(dssdev);
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- up(&dsi->bus_lock);
- }
- EXPORT_SYMBOL(dsi_bus_unlock);
- static bool dsi_bus_is_locked(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- return dsi->bus_lock.count == 0;
- }
- static void dsi_completion_handler(void *data, u32 mask)
- {
- complete((struct completion *)data);
- }
- static inline int wait_for_bit_change(struct platform_device *dsidev,
- const struct dsi_reg idx, int bitnum, int value)
- {
- int t = 100000;
- while (REG_GET(dsidev, idx, bitnum, bitnum) != value) {
- if (--t == 0)
- return !value;
- }
- return value;
- }
- #ifdef DEBUG
- static void dsi_perf_mark_setup(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- dsi->perf_setup_time = ktime_get();
- }
- static void dsi_perf_mark_start(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- dsi->perf_start_time = ktime_get();
- }
- static void dsi_perf_show(struct platform_device *dsidev, const char *name)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- ktime_t t, setup_time, trans_time;
- u32 total_bytes;
- u32 setup_us, trans_us, total_us;
- if (!dsi_perf)
- return;
- t = ktime_get();
- setup_time = ktime_sub(dsi->perf_start_time, dsi->perf_setup_time);
- setup_us = (u32)ktime_to_us(setup_time);
- if (setup_us == 0)
- setup_us = 1;
- trans_time = ktime_sub(t, dsi->perf_start_time);
- trans_us = (u32)ktime_to_us(trans_time);
- if (trans_us == 0)
- trans_us = 1;
- total_us = setup_us + trans_us;
- total_bytes = dsi->update_region.w *
- dsi->update_region.h *
- dsi->update_region.device->ctrl.pixel_size / 8;
- printk(KERN_INFO "DSI(%s): %u us + %u us = %u us (%uHz), "
- "%u bytes, %u kbytes/sec\n",
- name,
- setup_us,
- trans_us,
- total_us,
- 1000*1000 / total_us,
- total_bytes,
- total_bytes * 1000 / total_us);
- }
- #else
- static inline void dsi_perf_mark_setup(struct platform_device *dsidev)
- {
- }
- static inline void dsi_perf_mark_start(struct platform_device *dsidev)
- {
- }
- static inline void dsi_perf_show(struct platform_device *dsidev,
- const char *name)
- {
- }
- #endif
- static void print_irq_status(u32 status)
- {
- if (status == 0)
- return;
- #ifndef VERBOSE_IRQ
- if ((status & ~DSI_IRQ_CHANNEL_MASK) == 0)
- return;
- #endif
- printk(KERN_DEBUG "DSI IRQ: 0x%x: ", status);
- #define PIS(x) \
- if (status & DSI_IRQ_##x) \
- printk(#x " ");
- #ifdef VERBOSE_IRQ
- PIS(VC0);
- PIS(VC1);
- PIS(VC2);
- PIS(VC3);
- #endif
- PIS(WAKEUP);
- PIS(RESYNC);
- PIS(PLL_LOCK);
- PIS(PLL_UNLOCK);
- PIS(PLL_RECALL);
- PIS(COMPLEXIO_ERR);
- PIS(HS_TX_TIMEOUT);
- PIS(LP_RX_TIMEOUT);
- PIS(TE_TRIGGER);
- PIS(ACK_TRIGGER);
- PIS(SYNC_LOST);
- PIS(LDO_POWER_GOOD);
- PIS(TA_TIMEOUT);
- #undef PIS
- printk("\n");
- }
- static void print_irq_status_vc(int channel, u32 status)
- {
- if (status == 0)
- return;
- #ifndef VERBOSE_IRQ
- if ((status & ~DSI_VC_IRQ_PACKET_SENT) == 0)
- return;
- #endif
- printk(KERN_DEBUG "DSI VC(%d) IRQ 0x%x: ", channel, status);
- #define PIS(x) \
- if (status & DSI_VC_IRQ_##x) \
- printk(#x " ");
- PIS(CS);
- PIS(ECC_CORR);
- #ifdef VERBOSE_IRQ
- PIS(PACKET_SENT);
- #endif
- PIS(FIFO_TX_OVF);
- PIS(FIFO_RX_OVF);
- PIS(BTA);
- PIS(ECC_NO_CORR);
- PIS(FIFO_TX_UDF);
- PIS(PP_BUSY_CHANGE);
- #undef PIS
- printk("\n");
- }
- static void print_irq_status_cio(u32 status)
- {
- if (status == 0)
- return;
- printk(KERN_DEBUG "DSI CIO IRQ 0x%x: ", status);
- #define PIS(x) \
- if (status & DSI_CIO_IRQ_##x) \
- printk(#x " ");
- PIS(ERRSYNCESC1);
- PIS(ERRSYNCESC2);
- PIS(ERRSYNCESC3);
- PIS(ERRESC1);
- PIS(ERRESC2);
- PIS(ERRESC3);
- PIS(ERRCONTROL1);
- PIS(ERRCONTROL2);
- PIS(ERRCONTROL3);
- PIS(STATEULPS1);
- PIS(STATEULPS2);
- PIS(STATEULPS3);
- PIS(ERRCONTENTIONLP0_1);
- PIS(ERRCONTENTIONLP1_1);
- PIS(ERRCONTENTIONLP0_2);
- PIS(ERRCONTENTIONLP1_2);
- PIS(ERRCONTENTIONLP0_3);
- PIS(ERRCONTENTIONLP1_3);
- PIS(ULPSACTIVENOT_ALL0);
- PIS(ULPSACTIVENOT_ALL1);
- #undef PIS
- printk("\n");
- }
- #ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
- static void dsi_collect_irq_stats(struct platform_device *dsidev, u32 irqstatus,
- u32 *vcstatus, u32 ciostatus)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- int i;
- spin_lock(&dsi->irq_stats_lock);
- dsi->irq_stats.irq_count++;
- dss_collect_irq_stats(irqstatus, dsi->irq_stats.dsi_irqs);
- for (i = 0; i < 4; ++i)
- dss_collect_irq_stats(vcstatus[i], dsi->irq_stats.vc_irqs[i]);
- dss_collect_irq_stats(ciostatus, dsi->irq_stats.cio_irqs);
- spin_unlock(&dsi->irq_stats_lock);
- }
- #else
- #define dsi_collect_irq_stats(dsidev, irqstatus, vcstatus, ciostatus)
- #endif
- static int debug_irq;
- static void dsi_handle_irq_errors(struct platform_device *dsidev, u32 irqstatus,
- u32 *vcstatus, u32 ciostatus)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- int i;
- if (irqstatus & DSI_IRQ_ERROR_MASK) {
- DSSERR("DSI error, irqstatus %x\n", irqstatus);
- print_irq_status(irqstatus);
- spin_lock(&dsi->errors_lock);
- dsi->errors |= irqstatus & DSI_IRQ_ERROR_MASK;
- spin_unlock(&dsi->errors_lock);
- } else if (debug_irq) {
- print_irq_status(irqstatus);
- }
- for (i = 0; i < 4; ++i) {
- if (vcstatus[i] & DSI_VC_IRQ_ERROR_MASK) {
- DSSERR("DSI VC(%d) error, vc irqstatus %x\n",
- i, vcstatus[i]);
- print_irq_status_vc(i, vcstatus[i]);
- } else if (debug_irq) {
- print_irq_status_vc(i, vcstatus[i]);
- }
- }
- if (ciostatus & DSI_CIO_IRQ_ERROR_MASK) {
- DSSERR("DSI CIO error, cio irqstatus %x\n", ciostatus);
- print_irq_status_cio(ciostatus);
- } else if (debug_irq) {
- print_irq_status_cio(ciostatus);
- }
- }
- static void dsi_call_isrs(struct dsi_isr_data *isr_array,
- unsigned isr_array_size, u32 irqstatus)
- {
- struct dsi_isr_data *isr_data;
- int i;
- for (i = 0; i < isr_array_size; i++) {
- isr_data = &isr_array[i];
- if (isr_data->isr && isr_data->mask & irqstatus)
- isr_data->isr(isr_data->arg, irqstatus);
- }
- }
- static void dsi_handle_isrs(struct dsi_isr_tables *isr_tables,
- u32 irqstatus, u32 *vcstatus, u32 ciostatus)
- {
- int i;
- dsi_call_isrs(isr_tables->isr_table,
- ARRAY_SIZE(isr_tables->isr_table),
- irqstatus);
- for (i = 0; i < 4; ++i) {
- if (vcstatus[i] == 0)
- continue;
- dsi_call_isrs(isr_tables->isr_table_vc[i],
- ARRAY_SIZE(isr_tables->isr_table_vc[i]),
- vcstatus[i]);
- }
- if (ciostatus != 0)
- dsi_call_isrs(isr_tables->isr_table_cio,
- ARRAY_SIZE(isr_tables->isr_table_cio),
- ciostatus);
- }
- static irqreturn_t omap_dsi_irq_handler(int irq, void *arg)
- {
- struct platform_device *dsidev;
- struct dsi_data *dsi;
- u32 irqstatus, vcstatus[4], ciostatus;
- int i;
- dsidev = (struct platform_device *) arg;
- dsi = dsi_get_dsidrv_data(dsidev);
- spin_lock(&dsi->irq_lock);
- irqstatus = dsi_read_reg(dsidev, DSI_IRQSTATUS);
- /* IRQ is not for us */
- if (!irqstatus) {
- spin_unlock(&dsi->irq_lock);
- return IRQ_NONE;
- }
- dsi_write_reg(dsidev, DSI_IRQSTATUS, irqstatus & ~DSI_IRQ_CHANNEL_MASK);
- /* flush posted write */
- dsi_read_reg(dsidev, DSI_IRQSTATUS);
- for (i = 0; i < 4; ++i) {
- if ((irqstatus & (1 << i)) == 0) {
- vcstatus[i] = 0;
- continue;
- }
- vcstatus[i] = dsi_read_reg(dsidev, DSI_VC_IRQSTATUS(i));
- dsi_write_reg(dsidev, DSI_VC_IRQSTATUS(i), vcstatus[i]);
- /* flush posted write */
- dsi_read_reg(dsidev, DSI_VC_IRQSTATUS(i));
- }
- if (irqstatus & DSI_IRQ_COMPLEXIO_ERR) {
- ciostatus = dsi_read_reg(dsidev, DSI_COMPLEXIO_IRQ_STATUS);
- dsi_write_reg(dsidev, DSI_COMPLEXIO_IRQ_STATUS, ciostatus);
- /* flush posted write */
- dsi_read_reg(dsidev, DSI_COMPLEXIO_IRQ_STATUS);
- } else {
- ciostatus = 0;
- }
- #ifdef DSI_CATCH_MISSING_TE
- if (irqstatus & DSI_IRQ_TE_TRIGGER)
- del_timer(&dsi->te_timer);
- #endif
- /* make a copy and unlock, so that isrs can unregister
- * themselves */
- memcpy(&dsi->isr_tables_copy, &dsi->isr_tables,
- sizeof(dsi->isr_tables));
- spin_unlock(&dsi->irq_lock);
- dsi_handle_isrs(&dsi->isr_tables_copy, irqstatus, vcstatus, ciostatus);
- dsi_handle_irq_errors(dsidev, irqstatus, vcstatus, ciostatus);
- dsi_collect_irq_stats(dsidev, irqstatus, vcstatus, ciostatus);
- return IRQ_HANDLED;
- }
- /* dsi->irq_lock has to be locked by the caller */
- static void _omap_dsi_configure_irqs(struct platform_device *dsidev,
- struct dsi_isr_data *isr_array,
- unsigned isr_array_size, u32 default_mask,
- const struct dsi_reg enable_reg,
- const struct dsi_reg status_reg)
- {
- struct dsi_isr_data *isr_data;
- u32 mask;
- u32 old_mask;
- int i;
- mask = default_mask;
- for (i = 0; i < isr_array_size; i++) {
- isr_data = &isr_array[i];
- if (isr_data->isr == NULL)
- continue;
- mask |= isr_data->mask;
- }
- old_mask = dsi_read_reg(dsidev, enable_reg);
- /* clear the irqstatus for newly enabled irqs */
- dsi_write_reg(dsidev, status_reg, (mask ^ old_mask) & mask);
- dsi_write_reg(dsidev, enable_reg, mask);
- /* flush posted writes */
- dsi_read_reg(dsidev, enable_reg);
- dsi_read_reg(dsidev, status_reg);
- }
- /* dsi->irq_lock has to be locked by the caller */
- static void _omap_dsi_set_irqs(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- u32 mask = DSI_IRQ_ERROR_MASK;
- #ifdef DSI_CATCH_MISSING_TE
- mask |= DSI_IRQ_TE_TRIGGER;
- #endif
- _omap_dsi_configure_irqs(dsidev, dsi->isr_tables.isr_table,
- ARRAY_SIZE(dsi->isr_tables.isr_table), mask,
- DSI_IRQENABLE, DSI_IRQSTATUS);
- }
- /* dsi->irq_lock has to be locked by the caller */
- static void _omap_dsi_set_irqs_vc(struct platform_device *dsidev, int vc)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- _omap_dsi_configure_irqs(dsidev, dsi->isr_tables.isr_table_vc[vc],
- ARRAY_SIZE(dsi->isr_tables.isr_table_vc[vc]),
- DSI_VC_IRQ_ERROR_MASK,
- DSI_VC_IRQENABLE(vc), DSI_VC_IRQSTATUS(vc));
- }
- /* dsi->irq_lock has to be locked by the caller */
- static void _omap_dsi_set_irqs_cio(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- _omap_dsi_configure_irqs(dsidev, dsi->isr_tables.isr_table_cio,
- ARRAY_SIZE(dsi->isr_tables.isr_table_cio),
- DSI_CIO_IRQ_ERROR_MASK,
- DSI_COMPLEXIO_IRQ_ENABLE, DSI_COMPLEXIO_IRQ_STATUS);
- }
- static void _dsi_initialize_irq(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long flags;
- int vc;
- spin_lock_irqsave(&dsi->irq_lock, flags);
- memset(&dsi->isr_tables, 0, sizeof(dsi->isr_tables));
- _omap_dsi_set_irqs(dsidev);
- for (vc = 0; vc < 4; ++vc)
- _omap_dsi_set_irqs_vc(dsidev, vc);
- _omap_dsi_set_irqs_cio(dsidev);
- spin_unlock_irqrestore(&dsi->irq_lock, flags);
- }
- static int _dsi_register_isr(omap_dsi_isr_t isr, void *arg, u32 mask,
- struct dsi_isr_data *isr_array, unsigned isr_array_size)
- {
- struct dsi_isr_data *isr_data;
- int free_idx;
- int i;
- BUG_ON(isr == NULL);
- /* check for duplicate entry and find a free slot */
- free_idx = -1;
- for (i = 0; i < isr_array_size; i++) {
- isr_data = &isr_array[i];
- if (isr_data->isr == isr && isr_data->arg == arg &&
- isr_data->mask == mask) {
- return -EINVAL;
- }
- if (isr_data->isr == NULL && free_idx == -1)
- free_idx = i;
- }
- if (free_idx == -1)
- return -EBUSY;
- isr_data = &isr_array[free_idx];
- isr_data->isr = isr;
- isr_data->arg = arg;
- isr_data->mask = mask;
- return 0;
- }
- static int _dsi_unregister_isr(omap_dsi_isr_t isr, void *arg, u32 mask,
- struct dsi_isr_data *isr_array, unsigned isr_array_size)
- {
- struct dsi_isr_data *isr_data;
- int i;
- for (i = 0; i < isr_array_size; i++) {
- isr_data = &isr_array[i];
- if (isr_data->isr != isr || isr_data->arg != arg ||
- isr_data->mask != mask)
- continue;
- isr_data->isr = NULL;
- isr_data->arg = NULL;
- isr_data->mask = 0;
- return 0;
- }
- return -EINVAL;
- }
- static int dsi_register_isr(struct platform_device *dsidev, omap_dsi_isr_t isr,
- void *arg, u32 mask)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long flags;
- int r;
- spin_lock_irqsave(&dsi->irq_lock, flags);
- r = _dsi_register_isr(isr, arg, mask, dsi->isr_tables.isr_table,
- ARRAY_SIZE(dsi->isr_tables.isr_table));
- if (r == 0)
- _omap_dsi_set_irqs(dsidev);
- spin_unlock_irqrestore(&dsi->irq_lock, flags);
- return r;
- }
- static int dsi_unregister_isr(struct platform_device *dsidev,
- omap_dsi_isr_t isr, void *arg, u32 mask)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long flags;
- int r;
- spin_lock_irqsave(&dsi->irq_lock, flags);
- r = _dsi_unregister_isr(isr, arg, mask, dsi->isr_tables.isr_table,
- ARRAY_SIZE(dsi->isr_tables.isr_table));
- if (r == 0)
- _omap_dsi_set_irqs(dsidev);
- spin_unlock_irqrestore(&dsi->irq_lock, flags);
- return r;
- }
- static int dsi_register_isr_vc(struct platform_device *dsidev, int channel,
- omap_dsi_isr_t isr, void *arg, u32 mask)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long flags;
- int r;
- spin_lock_irqsave(&dsi->irq_lock, flags);
- r = _dsi_register_isr(isr, arg, mask,
- dsi->isr_tables.isr_table_vc[channel],
- ARRAY_SIZE(dsi->isr_tables.isr_table_vc[channel]));
- if (r == 0)
- _omap_dsi_set_irqs_vc(dsidev, channel);
- spin_unlock_irqrestore(&dsi->irq_lock, flags);
- return r;
- }
- static int dsi_unregister_isr_vc(struct platform_device *dsidev, int channel,
- omap_dsi_isr_t isr, void *arg, u32 mask)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long flags;
- int r;
- spin_lock_irqsave(&dsi->irq_lock, flags);
- r = _dsi_unregister_isr(isr, arg, mask,
- dsi->isr_tables.isr_table_vc[channel],
- ARRAY_SIZE(dsi->isr_tables.isr_table_vc[channel]));
- if (r == 0)
- _omap_dsi_set_irqs_vc(dsidev, channel);
- spin_unlock_irqrestore(&dsi->irq_lock, flags);
- return r;
- }
- static int dsi_register_isr_cio(struct platform_device *dsidev,
- omap_dsi_isr_t isr, void *arg, u32 mask)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long flags;
- int r;
- spin_lock_irqsave(&dsi->irq_lock, flags);
- r = _dsi_register_isr(isr, arg, mask, dsi->isr_tables.isr_table_cio,
- ARRAY_SIZE(dsi->isr_tables.isr_table_cio));
- if (r == 0)
- _omap_dsi_set_irqs_cio(dsidev);
- spin_unlock_irqrestore(&dsi->irq_lock, flags);
- return r;
- }
- static int dsi_unregister_isr_cio(struct platform_device *dsidev,
- omap_dsi_isr_t isr, void *arg, u32 mask)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long flags;
- int r;
- spin_lock_irqsave(&dsi->irq_lock, flags);
- r = _dsi_unregister_isr(isr, arg, mask, dsi->isr_tables.isr_table_cio,
- ARRAY_SIZE(dsi->isr_tables.isr_table_cio));
- if (r == 0)
- _omap_dsi_set_irqs_cio(dsidev);
- spin_unlock_irqrestore(&dsi->irq_lock, flags);
- return r;
- }
- static u32 dsi_get_errors(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long flags;
- u32 e;
- spin_lock_irqsave(&dsi->errors_lock, flags);
- e = dsi->errors;
- dsi->errors = 0;
- spin_unlock_irqrestore(&dsi->errors_lock, flags);
- return e;
- }
- int dsi_runtime_get(struct platform_device *dsidev)
- {
- int r;
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- mutex_lock(&dsi->runtime_lock);
- if (dsi->runtime_count++ == 0) {
- DSSDBG("dsi_runtime_get\n");
- r = dss_runtime_get();
- if (r)
- goto err_get_dss;
- r = dispc_runtime_get();
- if (r)
- goto err_get_dispc;
- /* XXX dsi fclk can also come from DSI PLL */
- clk_enable(dsi->dss_clk);
- r = pm_runtime_get_sync(&dsi->pdev->dev);
- WARN_ON(r);
- if (r < 0)
- goto err_runtime_get;
- }
- mutex_unlock(&dsi->runtime_lock);
- return 0;
- err_runtime_get:
- clk_disable(dsi->dss_clk);
- dispc_runtime_put();
- err_get_dispc:
- dss_runtime_put();
- err_get_dss:
- mutex_unlock(&dsi->runtime_lock);
- return r;
- }
- void dsi_runtime_put(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- mutex_lock(&dsi->runtime_lock);
- if (--dsi->runtime_count == 0) {
- int r;
- DSSDBG("dsi_runtime_put\n");
- r = pm_runtime_put_sync(&dsi->pdev->dev);
- WARN_ON(r);
- clk_disable(dsi->dss_clk);
- dispc_runtime_put();
- dss_runtime_put();
- }
- mutex_unlock(&dsi->runtime_lock);
- }
- /* source clock for DSI PLL. this could also be PCLKFREE */
- static inline void dsi_enable_pll_clock(struct platform_device *dsidev,
- bool enable)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- if (enable)
- clk_enable(dsi->sys_clk);
- else
- clk_disable(dsi->sys_clk);
- if (enable && dsi->pll_locked) {
- if (wait_for_bit_change(dsidev, DSI_PLL_STATUS, 1, 1) != 1)
- DSSERR("cannot lock PLL when enabling clocks\n");
- }
- }
- #ifdef DEBUG
- static void _dsi_print_reset_status(struct platform_device *dsidev)
- {
- u32 l;
- int b0, b1, b2;
- if (!dss_debug)
- return;
- /* A dummy read using the SCP interface to any DSIPHY register is
- * required after DSIPHY reset to complete the reset of the DSI complex
- * I/O. */
- l = dsi_read_reg(dsidev, DSI_DSIPHY_CFG5);
- printk(KERN_DEBUG "DSI resets: ");
- l = dsi_read_reg(dsidev, DSI_PLL_STATUS);
- printk("PLL (%d) ", FLD_GET(l, 0, 0));
- l = dsi_read_reg(dsidev, DSI_COMPLEXIO_CFG1);
- printk("CIO (%d) ", FLD_GET(l, 29, 29));
- if (dss_has_feature(FEAT_DSI_REVERSE_TXCLKESC)) {
- b0 = 28;
- b1 = 27;
- b2 = 26;
- } else {
- b0 = 24;
- b1 = 25;
- b2 = 26;
- }
- l = dsi_read_reg(dsidev, DSI_DSIPHY_CFG5);
- printk("PHY (%x%x%x, %d, %d, %d)\n",
- FLD_GET(l, b0, b0),
- FLD_GET(l, b1, b1),
- FLD_GET(l, b2, b2),
- FLD_GET(l, 29, 29),
- FLD_GET(l, 30, 30),
- FLD_GET(l, 31, 31));
- }
- #else
- #define _dsi_print_reset_status(x)
- #endif
- static inline int dsi_if_enable(struct platform_device *dsidev, bool enable)
- {
- DSSDBG("dsi_if_enable(%d)\n", enable);
- enable = enable ? 1 : 0;
- REG_FLD_MOD(dsidev, DSI_CTRL, enable, 0, 0); /* IF_EN */
- if (wait_for_bit_change(dsidev, DSI_CTRL, 0, enable) != enable) {
- DSSERR("Failed to set dsi_if_enable to %d\n", enable);
- return -EIO;
- }
- return 0;
- }
- unsigned long dsi_get_pll_hsdiv_dispc_rate(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- return dsi->current_cinfo.dsi_pll_hsdiv_dispc_clk;
- }
- static unsigned long dsi_get_pll_hsdiv_dsi_rate(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- return dsi->current_cinfo.dsi_pll_hsdiv_dsi_clk;
- }
- static unsigned long dsi_get_txbyteclkhs(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- return dsi->current_cinfo.clkin4ddr / 16;
- }
- static unsigned long dsi_fclk_rate(struct platform_device *dsidev)
- {
- unsigned long r;
- int dsi_module = dsi_get_dsidev_id(dsidev);
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- if (dss_get_dsi_clk_source(dsi_module) == OMAP_DSS_CLK_SRC_FCK) {
- /* DSI FCLK source is DSS_CLK_FCK */
- r = clk_get_rate(dsi->dss_clk);
- } else {
- /* DSI FCLK source is dsi_pll_hsdiv_dsi_clk */
- r = dsi_get_pll_hsdiv_dsi_rate(dsidev);
- }
- return r;
- }
- static int dsi_set_lp_clk_divisor(struct omap_dss_device *dssdev)
- {
- struct platform_device *dsidev = dsi_get_dsidev_from_dssdev(dssdev);
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long dsi_fclk;
- unsigned lp_clk_div;
- unsigned long lp_clk;
- lp_clk_div = dssdev->clocks.dsi.lp_clk_div;
- if (lp_clk_div == 0 || lp_clk_div > dsi->lpdiv_max)
- return -EINVAL;
- dsi_fclk = dsi_fclk_rate(dsidev);
- lp_clk = dsi_fclk / 2 / lp_clk_div;
- DSSDBG("LP_CLK_DIV %u, LP_CLK %lu\n", lp_clk_div, lp_clk);
- dsi->current_cinfo.lp_clk = lp_clk;
- dsi->current_cinfo.lp_clk_div = lp_clk_div;
- /* LP_CLK_DIVISOR */
- REG_FLD_MOD(dsidev, DSI_CLK_CTRL, lp_clk_div, 12, 0);
- /* LP_RX_SYNCHRO_ENABLE */
- REG_FLD_MOD(dsidev, DSI_CLK_CTRL, dsi_fclk > 30000000 ? 1 : 0, 21, 21);
- return 0;
- }
- static void dsi_enable_scp_clk(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- if (dsi->scp_clk_refcount++ == 0)
- REG_FLD_MOD(dsidev, DSI_CLK_CTRL, 1, 14, 14); /* CIO_CLK_ICG */
- }
- static void dsi_disable_scp_clk(struct platform_device *dsidev)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- WARN_ON(dsi->scp_clk_refcount == 0);
- if (--dsi->scp_clk_refcount == 0)
- REG_FLD_MOD(dsidev, DSI_CLK_CTRL, 0, 14, 14); /* CIO_CLK_ICG */
- }
- enum dsi_pll_power_state {
- DSI_PLL_POWER_OFF = 0x0,
- DSI_PLL_POWER_ON_HSCLK = 0x1,
- DSI_PLL_POWER_ON_ALL = 0x2,
- DSI_PLL_POWER_ON_DIV = 0x3,
- };
- static int dsi_pll_power(struct platform_device *dsidev,
- enum dsi_pll_power_state state)
- {
- int t = 0;
- /* DSI-PLL power command 0x3 is not working */
- if (dss_has_feature(FEAT_DSI_PLL_PWR_BUG) &&
- state == DSI_PLL_POWER_ON_DIV)
- state = DSI_PLL_POWER_ON_ALL;
- /* PLL_PWR_CMD */
- REG_FLD_MOD(dsidev, DSI_CLK_CTRL, state, 31, 30);
- /* PLL_PWR_STATUS */
- while (FLD_GET(dsi_read_reg(dsidev, DSI_CLK_CTRL), 29, 28) != state) {
- if (++t > 1000) {
- DSSERR("Failed to set DSI PLL power mode to %d\n",
- state);
- return -ENODEV;
- }
- udelay(1);
- }
- return 0;
- }
- /* calculate clock rates using dividers in cinfo */
- static int dsi_calc_clock_rates(struct omap_dss_device *dssdev,
- struct dsi_clock_info *cinfo)
- {
- struct platform_device *dsidev = dsi_get_dsidev_from_dssdev(dssdev);
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- if (cinfo->regn == 0 || cinfo->regn > dsi->regn_max)
- return -EINVAL;
- if (cinfo->regm == 0 || cinfo->regm > dsi->regm_max)
- return -EINVAL;
- if (cinfo->regm_dispc > dsi->regm_dispc_max)
- return -EINVAL;
- if (cinfo->regm_dsi > dsi->regm_dsi_max)
- return -EINVAL;
- if (cinfo->use_sys_clk) {
- cinfo->clkin = clk_get_rate(dsi->sys_clk);
- /* XXX it is unclear if highfreq should be used
- * with DSS_SYS_CLK source also */
- cinfo->highfreq = 0;
- } else {
- cinfo->clkin = dispc_pclk_rate(dssdev->manager->id);
- if (cinfo->clkin < 32000000)
- cinfo->highfreq = 0;
- else
- cinfo->highfreq = 1;
- }
- cinfo->fint = cinfo->clkin / (cinfo->regn * (cinfo->highfreq ? 2 : 1));
- if (cinfo->fint > dsi->fint_max || cinfo->fint < dsi->fint_min)
- return -EINVAL;
- cinfo->clkin4ddr = 2 * cinfo->regm * cinfo->fint;
- if (cinfo->clkin4ddr > 1800 * 1000 * 1000)
- return -EINVAL;
- if (cinfo->regm_dispc > 0)
- cinfo->dsi_pll_hsdiv_dispc_clk =
- cinfo->clkin4ddr / cinfo->regm_dispc;
- else
- cinfo->dsi_pll_hsdiv_dispc_clk = 0;
- if (cinfo->regm_dsi > 0)
- cinfo->dsi_pll_hsdiv_dsi_clk =
- cinfo->clkin4ddr / cinfo->regm_dsi;
- else
- cinfo->dsi_pll_hsdiv_dsi_clk = 0;
- return 0;
- }
- int dsi_pll_calc_clock_div_pck(struct platform_device *dsidev, bool is_tft,
- unsigned long req_pck, struct dsi_clock_info *dsi_cinfo,
- struct dispc_clock_info *dispc_cinfo)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- struct dsi_clock_info cur, best;
- struct dispc_clock_info best_dispc;
- int min_fck_per_pck;
- int match = 0;
- unsigned long dss_sys_clk, max_dss_fck;
- dss_sys_clk = clk_get_rate(dsi->sys_clk);
- max_dss_fck = dss_feat_get_param_max(FEAT_PARAM_DSS_FCK);
- if (req_pck == dsi->cache_req_pck &&
- dsi->cache_cinfo.clkin == dss_sys_clk) {
- DSSDBG("DSI clock info found from cache\n");
- *dsi_cinfo = dsi->cache_cinfo;
- dispc_find_clk_divs(is_tft, req_pck,
- dsi_cinfo->dsi_pll_hsdiv_dispc_clk, dispc_cinfo);
- return 0;
- }
- min_fck_per_pck = CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK;
- if (min_fck_per_pck &&
- req_pck * min_fck_per_pck > max_dss_fck) {
- DSSERR("Requested pixel clock not possible with the current "
- "OMAP2_DSS_MIN_FCK_PER_PCK setting. Turning "
- "the constraint off.\n");
- min_fck_per_pck = 0;
- }
- DSSDBG("dsi_pll_calc\n");
- retry:
- memset(&best, 0, sizeof(best));
- memset(&best_dispc, 0, sizeof(best_dispc));
- memset(&cur, 0, sizeof(cur));
- cur.clkin = dss_sys_clk;
- cur.use_sys_clk = 1;
- cur.highfreq = 0;
- /* no highfreq: 0.75MHz < Fint = clkin / regn < 2.1MHz */
- /* highfreq: 0.75MHz < Fint = clkin / (2*regn) < 2.1MHz */
- /* To reduce PLL lock time, keep Fint high (around 2 MHz) */
- for (cur.regn = 1; cur.regn < dsi->regn_max; ++cur.regn) {
- if (cur.highfreq == 0)
- cur.fint = cur.clkin / cur.regn;
- else
- cur.fint = cur.clkin / (2 * cur.regn);
- if (cur.fint > dsi->fint_max || cur.fint < dsi->fint_min)
- continue;
- /* DSIPHY(MHz) = (2 * regm / regn) * (clkin / (highfreq + 1)) */
- for (cur.regm = 1; cur.regm < dsi->regm_max; ++cur.regm) {
- unsigned long a, b;
- a = 2 * cur.regm * (cur.clkin/1000);
- b = cur.regn * (cur.highfreq + 1);
- cur.clkin4ddr = a / b * 1000;
- if (cur.clkin4ddr > 1800 * 1000 * 1000)
- break;
- /* dsi_pll_hsdiv_dispc_clk(MHz) =
- * DSIPHY(MHz) / regm_dispc < 173MHz/186Mhz */
- for (cur.regm_dispc = 1; cur.regm_dispc <
- dsi->regm_dispc_max; ++cur.regm_dispc) {
- struct dispc_clock_info cur_dispc;
- cur.dsi_pll_hsdiv_dispc_clk =
- cur.clkin4ddr / cur.regm_dispc;
- /* this will narrow down the search a bit,
- * but still give pixclocks below what was
- * requested */
- if (cur.dsi_pll_hsdiv_dispc_clk < req_pck)
- break;
- if (cur.dsi_pll_hsdiv_dispc_clk > max_dss_fck)
- continue;
- if (min_fck_per_pck &&
- cur.dsi_pll_hsdiv_dispc_clk <
- req_pck * min_fck_per_pck)
- continue;
- match = 1;
- dispc_find_clk_divs(is_tft, req_pck,
- cur.dsi_pll_hsdiv_dispc_clk,
- &cur_dispc);
- if (abs(cur_dispc.pck - req_pck) <
- abs(best_dispc.pck - req_pck)) {
- best = cur;
- best_dispc = cur_dispc;
- if (cur_dispc.pck == req_pck)
- goto found;
- }
- }
- }
- }
- found:
- if (!match) {
- if (min_fck_per_pck) {
- DSSERR("Could not find suitable clock settings.\n"
- "Turning FCK/PCK constraint off and"
- "trying again.\n");
- min_fck_per_pck = 0;
- goto retry;
- }
- DSSERR("Could not find suitable clock settings.\n");
- return -EINVAL;
- }
- /* dsi_pll_hsdiv_dsi_clk (regm_dsi) is not used */
- best.regm_dsi = 0;
- best.dsi_pll_hsdiv_dsi_clk = 0;
- if (dsi_cinfo)
- *dsi_cinfo = best;
- if (dispc_cinfo)
- *dispc_cinfo = best_dispc;
- dsi->cache_req_pck = req_pck;
- dsi->cache_clk_freq = 0;
- dsi->cache_cinfo = best;
- return 0;
- }
- int dsi_pll_set_clock_div(struct platform_device *dsidev,
- struct dsi_clock_info *cinfo)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- int r = 0;
- u32 l;
- int f = 0;
- u8 regn_start, regn_end, regm_start, regm_end;
- u8 regm_dispc_start, regm_dispc_end, regm_dsi_start, regm_dsi_end;
- DSSDBGF();
- dsi->current_cinfo.use_sys_clk = cinfo->use_sys_clk;
- dsi->current_cinfo.highfreq = cinfo->highfreq;
- dsi->current_cinfo.fint = cinfo->fint;
- dsi->current_cinfo.clkin4ddr = cinfo->clkin4ddr;
- dsi->current_cinfo.dsi_pll_hsdiv_dispc_clk =
- cinfo->dsi_pll_hsdiv_dispc_clk;
- dsi->current_cinfo.dsi_pll_hsdiv_dsi_clk =
- cinfo->dsi_pll_hsdiv_dsi_clk;
- dsi->current_cinfo.regn = cinfo->regn;
- dsi->current_cinfo.regm = cinfo->regm;
- dsi->current_cinfo.regm_dispc = cinfo->regm_dispc;
- dsi->current_cinfo.regm_dsi = cinfo->regm_dsi;
- DSSDBG("DSI Fint %ld\n", cinfo->fint);
- DSSDBG("clkin (%s) rate %ld, highfreq %d\n",
- cinfo->use_sys_clk ? "dss_sys_clk" : "pclkfree",
- cinfo->clkin,
- cinfo->highfreq);
- /* DSIPHY == CLKIN4DDR */
- DSSDBG("CLKIN4DDR = 2 * %d / %d * %lu / %d = %lu\n",
- cinfo->regm,
- cinfo->regn,
- cinfo->clkin,
- cinfo->highfreq + 1,
- cinfo->clkin4ddr);
- DSSDBG("Data rate on 1 DSI lane %ld Mbps\n",
- cinfo->clkin4ddr / 1000 / 1000 / 2);
- DSSDBG("Clock lane freq %ld Hz\n", cinfo->clkin4ddr / 4);
- DSSDBG("regm_dispc = %d, %s (%s) = %lu\n", cinfo->regm_dispc,
- dss_get_generic_clk_source_name(OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC),
- dss_feat_get_clk_source_name(OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC),
- cinfo->dsi_pll_hsdiv_dispc_clk);
- DSSDBG("regm_dsi = %d, %s (%s) = %lu\n", cinfo->regm_dsi,
- dss_get_generic_clk_source_name(OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI),
- dss_feat_get_clk_source_name(OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI),
- cinfo->dsi_pll_hsdiv_dsi_clk);
- dss_feat_get_reg_field(FEAT_REG_DSIPLL_REGN, ®n_start, ®n_end);
- dss_feat_get_reg_field(FEAT_REG_DSIPLL_REGM, ®m_start, ®m_end);
- dss_feat_get_reg_field(FEAT_REG_DSIPLL_REGM_DISPC, ®m_dispc_start,
- ®m_dispc_end);
- dss_feat_get_reg_field(FEAT_REG_DSIPLL_REGM_DSI, ®m_dsi_start,
- ®m_dsi_end);
- /* DSI_PLL_AUTOMODE = manual */
- REG_FLD_MOD(dsidev, DSI_PLL_CONTROL, 0, 0, 0);
- l = dsi_read_reg(dsidev, DSI_PLL_CONFIGURATION1);
- l = FLD_MOD(l, 1, 0, 0); /* DSI_PLL_STOPMODE */
- /* DSI_PLL_REGN */
- l = FLD_MOD(l, cinfo->regn - 1, regn_start, regn_end);
- /* DSI_PLL_REGM */
- l = FLD_MOD(l, cinfo->regm, regm_start, regm_end);
- /* DSI_CLOCK_DIV */
- l = FLD_MOD(l, cinfo->regm_dispc > 0 ? cinfo->regm_dispc - 1 : 0,
- regm_dispc_start, regm_dispc_end);
- /* DSIPROTO_CLOCK_DIV */
- l = FLD_MOD(l, cinfo->regm_dsi > 0 ? cinfo->regm_dsi - 1 : 0,
- regm_dsi_start, regm_dsi_end);
- dsi_write_reg(dsidev, DSI_PLL_CONFIGURATION1, l);
- BUG_ON(cinfo->fint < dsi->fint_min || cinfo->fint > dsi->fint_max);
- if (dss_has_feature(FEAT_DSI_PLL_FREQSEL)) {
- f = cinfo->fint < 1000000 ? 0x3 :
- cinfo->fint < 1250000 ? 0x4 :
- cinfo->fint < 1500000 ? 0x5 :
- cinfo->fint < 1750000 ? 0x6 :
- 0x7;
- }
- l = dsi_read_reg(dsidev, DSI_PLL_CONFIGURATION2);
- if (dss_has_feature(FEAT_DSI_PLL_FREQSEL))
- l = FLD_MOD(l, f, 4, 1); /* DSI_PLL_FREQSEL */
- l = FLD_MOD(l, cinfo->use_sys_clk ? 0 : 1,
- 11, 11); /* DSI_PLL_CLKSEL */
- l = FLD_MOD(l, cinfo->highfreq,
- 12, 12); /* DSI_PLL_HIGHFREQ */
- l = FLD_MOD(l, 1, 13, 13); /* DSI_PLL_REFEN */
- l = FLD_MOD(l, 0, 14, 14); /* DSIPHY_CLKINEN */
- l = FLD_MOD(l, 1, 20, 20); /* DSI_HSDIVBYPASS */
- if (cpu_is_omap44xx())
- l = FLD_MOD(l, 3, 22, 21); /* DSI_REF_SEL */
- dsi_write_reg(dsidev, DSI_PLL_CONFIGURATION2, l);
- REG_FLD_MOD(dsidev, DSI_PLL_GO, 1, 0, 0); /* DSI_PLL_GO */
- if (wait_for_bit_change(dsidev, DSI_PLL_GO, 0, 0) != 0) {
- DSSERR("dsi pll go bit not going down.\n");
- r = -EIO;
- goto err;
- }
- if (wait_for_bit_change(dsidev, DSI_PLL_STATUS, 1, 1) != 1) {
- DSSERR("cannot lock PLL\n");
- r = -EIO;
- goto err;
- }
- dsi->pll_locked = 1;
- l = dsi_read_reg(dsidev, DSI_PLL_CONFIGURATION2);
- l = FLD_MOD(l, 0, 0, 0); /* DSI_PLL_IDLE */
- l = FLD_MOD(l, 0, 5, 5); /* DSI_PLL_PLLLPMODE */
- l = FLD_MOD(l, 0, 6, 6); /* DSI_PLL_LOWCURRSTBY */
- l = FLD_MOD(l, 0, 7, 7); /* DSI_PLL_TIGHTPHASELOCK */
- l = FLD_MOD(l, 0, 8, 8); /* DSI_PLL_DRIFTGUARDEN */
- l = FLD_MOD(l, 0, 10, 9); /* DSI_PLL_LOCKSEL */
- l = FLD_MOD(l, 1, 13, 13); /* DSI_PLL_REFEN */
- l = FLD_MOD(l, 1, 14, 14); /* DSIPHY_CLKINEN */
- l = FLD_MOD(l, 0, 15, 15); /* DSI_BYPASSEN */
- l = FLD_MOD(l, 1, 16, 16); /* DSS_CLOCK_EN */
- l = FLD_MOD(l, 0, 17, 17); /* DSS_CLOCK_PWDN */
- l = FLD_MOD(l, 1, 18, 18); /* DSI_PROTO_CLOCK_EN */
- l = FLD_MOD(l, 0, 19, 19); /* DSI_PROTO_CLOCK_PWDN */
- l = FLD_MOD(l, 0, 20, 20); /* DSI_HSDIVBYPASS */
- dsi_write_reg(dsidev, DSI_PLL_CONFIGURATION2, l);
- DSSDBG("PLL config done\n");
- err:
- return r;
- }
- int dsi_pll_init(struct platform_device *dsidev, bool enable_hsclk,
- bool enable_hsdiv)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- int r = 0;
- enum dsi_pll_power_state pwstate;
- DSSDBG("PLL init\n");
- if (dsi->vdds_dsi_reg == NULL) {
- struct regulator *vdds_dsi;
- vdds_dsi = regulator_get(&dsi->pdev->dev, "vdds_dsi");
- if (IS_ERR(vdds_dsi)) {
- DSSERR("can't get VDDS_DSI regulator\n");
- return PTR_ERR(vdds_dsi);
- }
- dsi->vdds_dsi_reg = vdds_dsi;
- }
- dsi_enable_pll_clock(dsidev, 1);
- /*
- * Note: SCP CLK is not required on OMAP3, but it is required on OMAP4.
- */
- dsi_enable_scp_clk(dsidev);
- if (!dsi->vdds_dsi_enabled) {
- r = regulator_enable(dsi->vdds_dsi_reg);
- if (r)
- goto err0;
- dsi->vdds_dsi_enabled = true;
- }
- /* XXX PLL does not come out of reset without this... */
- dispc_pck_free_enable(1);
- if (wait_for_bit_change(dsidev, DSI_PLL_STATUS, 0, 1) != 1) {
- DSSERR("PLL not coming out of reset.\n");
- r = -ENODEV;
- dispc_pck_free_enable(0);
- goto err1;
- }
- /* XXX ... but if left on, we get problems when planes do not
- * fill the whole display. No idea about this */
- dispc_pck_free_enable(0);
- if (enable_hsclk && enable_hsdiv)
- pwstate = DSI_PLL_POWER_ON_ALL;
- else if (enable_hsclk)
- pwstate = DSI_PLL_POWER_ON_HSCLK;
- else if (enable_hsdiv)
- pwstate = DSI_PLL_POWER_ON_DIV;
- else
- pwstate = DSI_PLL_POWER_OFF;
- r = dsi_pll_power(dsidev, pwstate);
- if (r)
- goto err1;
- DSSDBG("PLL init done\n");
- return 0;
- err1:
- if (dsi->vdds_dsi_enabled) {
- regulator_disable(dsi->vdds_dsi_reg);
- dsi->vdds_dsi_enabled = false;
- }
- err0:
- dsi_disable_scp_clk(dsidev);
- dsi_enable_pll_clock(dsidev, 0);
- return r;
- }
- void dsi_pll_uninit(struct platform_device *dsidev, bool disconnect_lanes)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- dsi->pll_locked = 0;
- dsi_pll_power(dsidev, DSI_PLL_POWER_OFF);
- if (disconnect_lanes) {
- WARN_ON(!dsi->vdds_dsi_enabled);
- regulator_disable(dsi->vdds_dsi_reg);
- dsi->vdds_dsi_enabled = false;
- }
- dsi_disable_scp_clk(dsidev);
- dsi_enable_pll_clock(dsidev, 0);
- DSSDBG("PLL uninit done\n");
- }
- static void dsi_dump_dsidev_clocks(struct platform_device *dsidev,
- struct seq_file *s)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- struct dsi_clock_info *cinfo = &dsi->current_cinfo;
- enum omap_dss_clk_source dispc_clk_src, dsi_clk_src;
- int dsi_module = dsi_get_dsidev_id(dsidev);
- dispc_clk_src = dss_get_dispc_clk_source();
- dsi_clk_src = dss_get_dsi_clk_source(dsi_module);
- if (dsi_runtime_get(dsidev))
- return;
- seq_printf(s, "- DSI%d PLL -\n", dsi_module + 1);
- seq_printf(s, "dsi pll source = %s\n",
- cinfo->use_sys_clk ? "dss_sys_clk" : "pclkfree");
- seq_printf(s, "Fint\t\t%-16luregn %u\n", cinfo->fint, cinfo->regn);
- seq_printf(s, "CLKIN4DDR\t%-16luregm %u\n",
- cinfo->clkin4ddr, cinfo->regm);
- seq_printf(s, "%s (%s)\t%-16luregm_dispc %u\t(%s)\n",
- dss_get_generic_clk_source_name(dispc_clk_src),
- dss_feat_get_clk_source_name(dispc_clk_src),
- cinfo->dsi_pll_hsdiv_dispc_clk,
- cinfo->regm_dispc,
- dispc_clk_src == OMAP_DSS_CLK_SRC_FCK ?
- "off" : "on");
- seq_printf(s, "%s (%s)\t%-16luregm_dsi %u\t(%s)\n",
- dss_get_generic_clk_source_name(dsi_clk_src),
- dss_feat_get_clk_source_name(dsi_clk_src),
- cinfo->dsi_pll_hsdiv_dsi_clk,
- cinfo->regm_dsi,
- dsi_clk_src == OMAP_DSS_CLK_SRC_FCK ?
- "off" : "on");
- seq_printf(s, "- DSI%d -\n", dsi_module + 1);
- seq_printf(s, "dsi fclk source = %s (%s)\n",
- dss_get_generic_clk_source_name(dsi_clk_src),
- dss_feat_get_clk_source_name(dsi_clk_src));
- seq_printf(s, "DSI_FCLK\t%lu\n", dsi_fclk_rate(dsidev));
- seq_printf(s, "DDR_CLK\t\t%lu\n",
- cinfo->clkin4ddr / 4);
- seq_printf(s, "TxByteClkHS\t%lu\n", dsi_get_txbyteclkhs(dsidev));
- seq_printf(s, "LP_CLK\t\t%lu\n", cinfo->lp_clk);
- dsi_runtime_put(dsidev);
- }
- void dsi_dump_clocks(struct seq_file *s)
- {
- struct platform_device *dsidev;
- int i;
- for (i = 0; i < MAX_NUM_DSI; i++) {
- dsidev = dsi_get_dsidev_from_id(i);
- if (dsidev)
- dsi_dump_dsidev_clocks(dsidev, s);
- }
- }
- #ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
- static void dsi_dump_dsidev_irqs(struct platform_device *dsidev,
- struct seq_file *s)
- {
- struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);
- unsigned long flags;
- struct dsi_irq_stats stats;
- int dsi_module = dsi_get_dsidev_id(dsidev);
- spin_lock_irqsave(&dsi->irq_stats_lock, flags);
- stats = dsi->irq_stats;
- memset(&dsi->irq_stats, 0, sizeof(dsi->irq_stats));
- dsi->irq_stats.last_reset = jiffies;
- spin_unlock_irqrestore(&dsi->irq_stats_lock, flags);
- seq_printf(s, "period %u ms\n",
- jiffies_to_msecs(jiffies - stats.last_reset));
- seq_printf(s, "irqs %d\n", stats.irq_count);
- #define PIS(x) \
- seq_printf(s, "%-20s %10d\n", #x, stats.dsi_irqs[ffs(DSI_IRQ_##x)-1]);
- seq_printf(s, "-- DSI%d interrupts --\n", dsi_module + 1);
- PIS(VC0);
- PIS(VC1);
- PIS(VC2);
- PIS(VC3);
- PIS(WAKEUP);
- PIS(RESYNC);
- PIS(PLL_LOCK);
- PIS(PLL_UNLOCK);
- PIS(PLL_RECALL);
- PIS(COMPLEXIO_ERR);
- PIS(HS_TX_TIMEOUT);
- PIS(LP_RX_TIMEOUT);
- PIS(TE_TRIGGER);
- PIS(ACK_TRIGGER);
- PIS(SYNC_LOST);
- PIS(LDO_POWER_GOOD);
- PIS(TA_TIMEOUT);
- #undef PIS
- #define PIS(x) \
- seq_printf(s, "%-20s %10d %10d %10d %10d\n", #x, \
- stats.vc_irqs[0][ffs(DSI_VC_IRQ_##x)-1], \
- stats.vc_irqs[1][ffs(DSI_VC_IRQ_##x)-1], \
- stats.vc_irqs[2][ffs(DSI_VC_IRQ_##x)-1], \
- stats.vc_irqs[3][ffs(DSI_VC_IRQ_##x)-1]);
- seq_printf(s, "-- VC interrupts --\n");
- PIS(CS);
- PIS(ECC_CORR);
- PIS(PACKET_SENT);
- PIS(FIFO_TX_OVF);
- PIS(FIFO_RX_OVF);
- PIS(BTA);
- PIS(ECC_NO_CORR);
- PIS(FIFO_TX_UDF);
- PIS(PP_BUSY_CHANGE);
- #undef PIS
- #define PIS(x) \
- seq_printf(s, "%-20s %10d\n", #x, \
- stats.cio_irqs[ffs(DSI_CIO_IRQ_##x)-1]);
- seq_printf(s, "-- CIO interrupts --\n");
- PIS(ERRSYNCESC1);
- PIS(ERRSYNCESC2);
- PIS(ERRSYNCESC3);
- PIS(ERRESC1);
- PIS(ERRESC2);
- PIS(ERRESC3);
- PIS(ERRCONTROL1);
- PIS(ERRCONTROL2);
- PIS(ERRCONTROL3);
- PIS(STATEULPS1);
- PIS(STATEULPS2);
- PIS(STATEULPS3);
- PIS(ERRCONTENTIONLP0_1);
- PIS(ERRCONTENTIONLP1_1);
- PIS(ERRCONTENTIONLP0_2);
- PIS(ERRCONTENTIONLP1_2);
- PIS(ERRCONTENTIONLP0_3);
- PIS(ERRCONTENTIONLP1_3);
- PIS(ULPSACTIVENOT_ALL0);
- PIS(ULPSACTIVENOT_ALL1);
- #undef PIS
- }
- static void dsi1_dump_irqs(struct seq_file *s)
- {
- struct platform_device *dsidev = dsi_get_dsidev_from_id(0);
- dsi_dump_dsidev_irqs(dsidev, s);
- }
- static void dsi2_dump_irqs(struct seq_file *s)
- {
- struct platform_device *dsidev = dsi_get_dsidev_from_id(1);
- dsi_dump_dsidev_irqs(dsidev, s);
- }
- void dsi_create_debugfs_files_irq(struct dentry *debugfs_dir,
- const struct file_operations *debug_fops)
- {
- struct platform_device *dsidev;
- dsidev = dsi_get_dsidev_from_id(0);
- if (dsidev)
- debugfs_create_file("dsi1_irqs", S_IRUGO, debugfs_dir,
- &dsi1_dump_irqs, debug_fops);
- dsidev = dsi_get_dsidev_from_id(1);
- if (dsidev)
- debugfs_create_file("dsi2_irqs", S_IRUGO, debugfs_dir,
- &dsi2_dump_irqs, debug_fops);
- }
- #endif
- static void dsi_dump_dsidev_regs(struct platform_device *dsidev,
- struct seq_file *s)
- {
- #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, dsi_read_reg(dsidev, r))
- if (dsi_runtime_get(dsidev))
- return;
- dsi_enable_scp_clk(dsidev);
- DUMPREG(DSI_REVISION);
- DUMPREG(DSI_SYSCONFIG);
- DUMPREG(DSI_SYSSTATUS);
- DUMPREG(DSI_IRQSTATUS);
- DUMPREG(DSI_IRQENABLE);
- DUMPREG(DSI_CTRL);
- DUMPREG(DSI_COMPLEXIO_CFG1);
- DUMPREG(DSI_COMPLEXIO_IRQ_STATUS);
- DUMPREG(DSI_COMPLEXIO_IRQ_ENABLE);
- DUMPREG(DSI_CLK_CTRL);
- DUMPREG(DSI_TIMING1);
- DUMPREG(DSI_TIMING2);
- DUMPREG(DSI_VM_TIMING1);
- DUMPREG(DSI_VM_TIMING2);
- DUMPREG(DSI_VM_TIMING3);
- DUMPREG(DSI_CLK_TIMING);
- DUMPREG(DSI_TX_FIFO_VC_SIZE);
- DUMPREG(DSI_RX_FIFO_VC_SIZE);
- DUMPREG(DSI_COMPLEXIO_CFG2);
- DUMPREG(DSI_RX_FIFO_VC_FULLNESS);
- DUMPREG(DSI_VM_TIMING4);
- DUMPREG(DSI_TX_FIFO_VC_EMPTINESS…