PageRenderTime 45ms CodeModel.GetById 35ms app.highlight 6ms RepoModel.GetById 1ms app.codeStats 0ms

/arch/powerpc/platforms/83xx/mpc83xx.h

https://bitbucket.org/cresqo/cm7-p500-kernel
C Header | 72 lines | 54 code | 9 blank | 9 comment | 0 complexity | 0a0de29fe41111a1190094f23dab8367 MD5 | raw file
Possible License(s): LGPL-2.0, AGPL-1.0, GPL-2.0
 1#ifndef __MPC83XX_H__
 2#define __MPC83XX_H__
 3
 4#include <linux/init.h>
 5#include <linux/device.h>
 6#include <asm/pci-bridge.h>
 7
 8/* System Clock Control Register */
 9#define MPC83XX_SCCR_OFFS          0xA08
10#define MPC83XX_SCCR_USB_MASK      0x00f00000
11#define MPC83XX_SCCR_USB_MPHCM_11  0x00c00000
12#define MPC83XX_SCCR_USB_MPHCM_01  0x00400000
13#define MPC83XX_SCCR_USB_MPHCM_10  0x00800000
14#define MPC83XX_SCCR_USB_DRCM_11   0x00300000
15#define MPC83XX_SCCR_USB_DRCM_01   0x00100000
16#define MPC83XX_SCCR_USB_DRCM_10   0x00200000
17#define MPC8315_SCCR_USB_MASK      0x00c00000
18#define MPC8315_SCCR_USB_DRCM_11   0x00c00000
19#define MPC8315_SCCR_USB_DRCM_01   0x00400000
20#define MPC837X_SCCR_USB_DRCM_11   0x00c00000
21
22/* system i/o configuration register low */
23#define MPC83XX_SICRL_OFFS         0x114
24#define MPC834X_SICRL_USB_MASK     0x60000000
25#define MPC834X_SICRL_USB0         0x20000000
26#define MPC834X_SICRL_USB1         0x40000000
27#define MPC831X_SICRL_USB_MASK     0x00000c00
28#define MPC831X_SICRL_USB_ULPI     0x00000800
29#define MPC8315_SICRL_USB_MASK     0x000000fc
30#define MPC8315_SICRL_USB_ULPI     0x00000054
31#define MPC837X_SICRL_USB_MASK     0xf0000000
32#define MPC837X_SICRL_USB_ULPI     0x50000000
33#define MPC837X_SICRL_USBB_MASK    0x30000000
34#define MPC837X_SICRL_SD           0x20000000
35
36/* system i/o configuration register high */
37#define MPC83XX_SICRH_OFFS         0x118
38#define MPC834X_SICRH_USB_UTMI     0x00020000
39#define MPC831X_SICRH_USB_MASK     0x000000e0
40#define MPC831X_SICRH_USB_ULPI     0x000000a0
41#define MPC8315_SICRH_USB_MASK     0x0000ff00
42#define MPC8315_SICRH_USB_ULPI     0x00000000
43#define MPC837X_SICRH_SPI_MASK     0x00000003
44#define MPC837X_SICRH_SD           0x00000001
45
46/* USB Control Register */
47#define FSL_USB2_CONTROL_OFFS      0x500
48#define CONTROL_UTMI_PHY_EN        0x00000200
49#define CONTROL_REFSEL_24MHZ       0x00000040
50#define CONTROL_REFSEL_48MHZ       0x00000080
51#define CONTROL_PHY_CLK_SEL_ULPI   0x00000400
52#define CONTROL_OTG_PORT           0x00000020
53
54/* USB PORTSC Registers */
55#define FSL_USB2_PORTSC1_OFFS      0x184
56#define FSL_USB2_PORTSC2_OFFS      0x188
57#define PORTSCX_PTW_16BIT          0x10000000
58#define PORTSCX_PTS_UTMI           0x00000000
59#define PORTSCX_PTS_ULPI           0x80000000
60
61/*
62 * Declaration for the various functions exported by the
63 * mpc83xx_* files. Mostly for use by mpc83xx_setup
64 */
65
66extern void mpc83xx_restart(char *cmd);
67extern long mpc83xx_time_init(void);
68extern int mpc837x_usb_cfg(void);
69extern int mpc834x_usb_cfg(void);
70extern int mpc831x_usb_cfg(void);
71
72#endif				/* __MPC83XX_H__ */