PageRenderTime 27ms CodeModel.GetById 21ms RepoModel.GetById 3ms app.codeStats 0ms

/arch/mips/include/asm/mach-tx49xx/mangle-port.h

https://bitbucket.org/cresqo/cm7-p500-kernel
C Header | 26 lines | 23 code | 3 blank | 0 comment | 3 complexity | 985caa4c055b1b3cec749cd9ada54e6f MD5 | raw file
Possible License(s): LGPL-2.0, AGPL-1.0, GPL-2.0 
    

  1. #ifndef __ASM_MACH_TX49XX_MANGLE_PORT_H
    2. 

  2. #define __ASM_MACH_TX49XX_MANGLE_PORT_H
    3. 

  3. 

  4. #define __swizzle_addr_b(port)	(port)
    5. 

  5. #define __swizzle_addr_w(port)	(port)
    6. 

  6. #define __swizzle_addr_l(port)	(port)
    7. 

  7. #define __swizzle_addr_q(port)	(port)
    8. 

  8. 

  9. #define ioswabb(a, x)		(x)
    10. 

  10. #define __mem_ioswabb(a, x)	(x)
    11. 

  11. #if defined(CONFIG_TOSHIBA_RBTX4939) && \
    12. 

  12. 	(defined(CONFIG_SMC91X) || defined(CONFIG_SMC91X_MODULE)) && \
    13. 

  13. 	defined(__BIG_ENDIAN)
    14. 

  14. #define NEEDS_TXX9_IOSWABW
    15. 

  15. extern u16 (*ioswabw)(volatile u16 *a, u16 x);
    16. 

  16. extern u16 (*__mem_ioswabw)(volatile u16 *a, u16 x);
    17. 

  17. #else
    18. 

  18. #define ioswabw(a, x)		le16_to_cpu(x)
    19. 

  19. #define __mem_ioswabw(a, x)	(x)
    20. 

  20. #endif
    21. 

  21. #define ioswabl(a, x)		le32_to_cpu(x)
    22. 

  22. #define __mem_ioswabl(a, x)	(x)
    23. 

  23. #define ioswabq(a, x)		le64_to_cpu(x)
    24. 

  24. #define __mem_ioswabq(a, x)	(x)
    25. 

  25. 

  26. #endif /* __ASM_MACH_TX49XX_MANGLE_PORT_H */
    27. 

  27.