/Documentation/powerpc/dts-bindings/fsl/msi-pic.txt

https://bitbucket.org/sammyz/iscream_thunderc-2.6.35-rebase · Plain Text · 36 lines · 34 code · 2 blank · 0 comment · 0 complexity · 8be9ad2bc922a66975fae26a636c5587 MD5 · raw file

  1. * Freescale MSI interrupt controller
  2. Required properties:
  3. - compatible : compatible list, contains 2 entries,
  4. first is "fsl,CHIP-msi", where CHIP is the processor(mpc8610, mpc8572,
  5. etc.) and the second is "fsl,mpic-msi" or "fsl,ipic-msi" depending on
  6. the parent type.
  7. - reg : should contain the address and the length of the shared message
  8. interrupt register set.
  9. - msi-available-ranges: use <start count> style section to define which
  10. msi interrupt can be used in the 256 msi interrupts. This property is
  11. optional, without this, all the 256 MSI interrupts can be used.
  12. - interrupts : each one of the interrupts here is one entry per 32 MSIs,
  13. and routed to the host interrupt controller. the interrupts should
  14. be set as edge sensitive.
  15. - interrupt-parent: the phandle for the interrupt controller
  16. that services interrupts for this device. for 83xx cpu, the interrupts
  17. are routed to IPIC, and for 85xx/86xx cpu the interrupts are routed
  18. to MPIC.
  19. Example:
  20. msi@41600 {
  21. compatible = "fsl,mpc8610-msi", "fsl,mpic-msi";
  22. reg = <0x41600 0x80>;
  23. msi-available-ranges = <0 0x100>;
  24. interrupts = <
  25. 0xe0 0
  26. 0xe1 0
  27. 0xe2 0
  28. 0xe3 0
  29. 0xe4 0
  30. 0xe5 0
  31. 0xe6 0
  32. 0xe7 0>;
  33. interrupt-parent = <&mpic>;
  34. };