/Documentation/powerpc/dts-bindings/fsl/cpm_qe/qe/pincfg.txt

https://bitbucket.org/sammyz/iscream_thunderc-2.6.35-rebase · Plain Text · 60 lines · 52 code · 8 blank · 0 comment · 0 complexity · 0853fc8cca41edc93af850a3a92c656c MD5 · raw file

  1. * Pin configuration nodes
  2. Required properties:
  3. - linux,phandle : phandle of this node; likely referenced by a QE
  4. device.
  5. - pio-map : array of pin configurations. Each pin is defined by 6
  6. integers. The six numbers are respectively: port, pin, dir,
  7. open_drain, assignment, has_irq.
  8. - port : port number of the pin; 0-6 represent port A-G in UM.
  9. - pin : pin number in the port.
  10. - dir : direction of the pin, should encode as follows:
  11. 0 = The pin is disabled
  12. 1 = The pin is an output
  13. 2 = The pin is an input
  14. 3 = The pin is I/O
  15. - open_drain : indicates the pin is normal or wired-OR:
  16. 0 = The pin is actively driven as an output
  17. 1 = The pin is an open-drain driver. As an output, the pin is
  18. driven active-low, otherwise it is three-stated.
  19. - assignment : function number of the pin according to the Pin Assignment
  20. tables in User Manual. Each pin can have up to 4 possible functions in
  21. QE and two options for CPM.
  22. - has_irq : indicates if the pin is used as source of external
  23. interrupts.
  24. Example:
  25. ucc_pin@01 {
  26. linux,phandle = <140001>;
  27. pio-map = <
  28. /* port pin dir open_drain assignment has_irq */
  29. 0 3 1 0 1 0 /* TxD0 */
  30. 0 4 1 0 1 0 /* TxD1 */
  31. 0 5 1 0 1 0 /* TxD2 */
  32. 0 6 1 0 1 0 /* TxD3 */
  33. 1 6 1 0 3 0 /* TxD4 */
  34. 1 7 1 0 1 0 /* TxD5 */
  35. 1 9 1 0 2 0 /* TxD6 */
  36. 1 a 1 0 2 0 /* TxD7 */
  37. 0 9 2 0 1 0 /* RxD0 */
  38. 0 a 2 0 1 0 /* RxD1 */
  39. 0 b 2 0 1 0 /* RxD2 */
  40. 0 c 2 0 1 0 /* RxD3 */
  41. 0 d 2 0 1 0 /* RxD4 */
  42. 1 1 2 0 2 0 /* RxD5 */
  43. 1 0 2 0 2 0 /* RxD6 */
  44. 1 4 2 0 2 0 /* RxD7 */
  45. 0 7 1 0 1 0 /* TX_EN */
  46. 0 8 1 0 1 0 /* TX_ER */
  47. 0 f 2 0 1 0 /* RX_DV */
  48. 0 10 2 0 1 0 /* RX_ER */
  49. 0 0 2 0 1 0 /* RX_CLK */
  50. 2 9 1 0 3 0 /* GTX_CLK - CLK10 */
  51. 2 8 2 0 1 0>; /* GTX125 - CLK9 */
  52. };