/drivers/net/sky2.h

https://bitbucket.org/cyanogenmod/android_kernel_asus_tf300t · C Header · 2427 lines · 1871 code · 338 blank · 218 comment · 4 complexity · 24259ddd6a6cd9d49e88976d4a70aea1 MD5 · raw file

Large files are truncated click here to view the full file

  1. /*
  2. * Definitions for the new Marvell Yukon 2 driver.
  3. */
  4. #ifndef _SKY2_H
  5. #define _SKY2_H
  6. #define ETH_JUMBO_MTU 9000 /* Maximum MTU supported */
  7. /* PCI config registers */
  8. enum {
  9. PCI_DEV_REG1 = 0x40,
  10. PCI_DEV_REG2 = 0x44,
  11. PCI_DEV_STATUS = 0x7c,
  12. PCI_DEV_REG3 = 0x80,
  13. PCI_DEV_REG4 = 0x84,
  14. PCI_DEV_REG5 = 0x88,
  15. PCI_CFG_REG_0 = 0x90,
  16. PCI_CFG_REG_1 = 0x94,
  17. PSM_CONFIG_REG0 = 0x98,
  18. PSM_CONFIG_REG1 = 0x9C,
  19. PSM_CONFIG_REG2 = 0x160,
  20. PSM_CONFIG_REG3 = 0x164,
  21. PSM_CONFIG_REG4 = 0x168,
  22. };
  23. /* Yukon-2 */
  24. enum pci_dev_reg_1 {
  25. PCI_Y2_PIG_ENA = 1<<31, /* Enable Plug-in-Go (YUKON-2) */
  26. PCI_Y2_DLL_DIS = 1<<30, /* Disable PCI DLL (YUKON-2) */
  27. PCI_SW_PWR_ON_RST= 1<<30, /* SW Power on Reset (Yukon-EX) */
  28. PCI_Y2_PHY2_COMA = 1<<29, /* Set PHY 2 to Coma Mode (YUKON-2) */
  29. PCI_Y2_PHY1_COMA = 1<<28, /* Set PHY 1 to Coma Mode (YUKON-2) */
  30. PCI_Y2_PHY2_POWD = 1<<27, /* Set PHY 2 to Power Down (YUKON-2) */
  31. PCI_Y2_PHY1_POWD = 1<<26, /* Set PHY 1 to Power Down (YUKON-2) */
  32. PCI_Y2_PME_LEGACY= 1<<15, /* PCI Express legacy power management mode */
  33. PCI_PHY_LNK_TIM_MSK= 3L<<8,/* Bit 9.. 8: GPHY Link Trigger Timer */
  34. PCI_ENA_L1_EVENT = 1<<7, /* Enable PEX L1 Event */
  35. PCI_ENA_GPHY_LNK = 1<<6, /* Enable PEX L1 on GPHY Link down */
  36. PCI_FORCE_PEX_L1 = 1<<5, /* Force to PEX L1 */
  37. };
  38. enum pci_dev_reg_2 {
  39. PCI_VPD_WR_THR = 0xffL<<24, /* Bit 31..24: VPD Write Threshold */
  40. PCI_DEV_SEL = 0x7fL<<17, /* Bit 23..17: EEPROM Device Select */
  41. PCI_VPD_ROM_SZ = 7L<<14, /* Bit 16..14: VPD ROM Size */
  42. PCI_PATCH_DIR = 0xfL<<8, /* Bit 11.. 8: Ext Patches dir 3..0 */
  43. PCI_EXT_PATCHS = 0xfL<<4, /* Bit 7.. 4: Extended Patches 3..0 */
  44. PCI_EN_DUMMY_RD = 1<<3, /* Enable Dummy Read */
  45. PCI_REV_DESC = 1<<2, /* Reverse Desc. Bytes */
  46. PCI_USEDATA64 = 1<<0, /* Use 64Bit Data bus ext */
  47. };
  48. /* PCI_OUR_REG_3 32 bit Our Register 3 (Yukon-ECU only) */
  49. enum pci_dev_reg_3 {
  50. P_CLK_ASF_REGS_DIS = 1<<18,/* Disable Clock ASF (Yukon-Ext.) */
  51. P_CLK_COR_REGS_D0_DIS = 1<<17,/* Disable Clock Core Regs D0 */
  52. P_CLK_MACSEC_DIS = 1<<17,/* Disable Clock MACSec (Yukon-Ext.) */
  53. P_CLK_PCI_REGS_D0_DIS = 1<<16,/* Disable Clock PCI Regs D0 */
  54. P_CLK_COR_YTB_ARB_DIS = 1<<15,/* Disable Clock YTB Arbiter */
  55. P_CLK_MAC_LNK1_D3_DIS = 1<<14,/* Disable Clock MAC Link1 D3 */
  56. P_CLK_COR_LNK1_D0_DIS = 1<<13,/* Disable Clock Core Link1 D0 */
  57. P_CLK_MAC_LNK1_D0_DIS = 1<<12,/* Disable Clock MAC Link1 D0 */
  58. P_CLK_COR_LNK1_D3_DIS = 1<<11,/* Disable Clock Core Link1 D3 */
  59. P_CLK_PCI_MST_ARB_DIS = 1<<10,/* Disable Clock PCI Master Arb. */
  60. P_CLK_COR_REGS_D3_DIS = 1<<9, /* Disable Clock Core Regs D3 */
  61. P_CLK_PCI_REGS_D3_DIS = 1<<8, /* Disable Clock PCI Regs D3 */
  62. P_CLK_REF_LNK1_GM_DIS = 1<<7, /* Disable Clock Ref. Link1 GMAC */
  63. P_CLK_COR_LNK1_GM_DIS = 1<<6, /* Disable Clock Core Link1 GMAC */
  64. P_CLK_PCI_COMMON_DIS = 1<<5, /* Disable Clock PCI Common */
  65. P_CLK_COR_COMMON_DIS = 1<<4, /* Disable Clock Core Common */
  66. P_CLK_PCI_LNK1_BMU_DIS = 1<<3, /* Disable Clock PCI Link1 BMU */
  67. P_CLK_COR_LNK1_BMU_DIS = 1<<2, /* Disable Clock Core Link1 BMU */
  68. P_CLK_PCI_LNK1_BIU_DIS = 1<<1, /* Disable Clock PCI Link1 BIU */
  69. P_CLK_COR_LNK1_BIU_DIS = 1<<0, /* Disable Clock Core Link1 BIU */
  70. PCIE_OUR3_WOL_D3_COLD_SET = P_CLK_ASF_REGS_DIS |
  71. P_CLK_COR_REGS_D0_DIS |
  72. P_CLK_COR_LNK1_D0_DIS |
  73. P_CLK_MAC_LNK1_D0_DIS |
  74. P_CLK_PCI_MST_ARB_DIS |
  75. P_CLK_COR_COMMON_DIS |
  76. P_CLK_COR_LNK1_BMU_DIS,
  77. };
  78. /* PCI_OUR_REG_4 32 bit Our Register 4 (Yukon-ECU only) */
  79. enum pci_dev_reg_4 {
  80. /* (Link Training & Status State Machine) */
  81. P_PEX_LTSSM_STAT_MSK = 0x7fL<<25, /* Bit 31..25: PEX LTSSM Mask */
  82. #define P_PEX_LTSSM_STAT(x) ((x << 25) & P_PEX_LTSSM_STAT_MSK)
  83. P_PEX_LTSSM_L1_STAT = 0x34,
  84. P_PEX_LTSSM_DET_STAT = 0x01,
  85. P_TIMER_VALUE_MSK = 0xffL<<16, /* Bit 23..16: Timer Value Mask */
  86. /* (Active State Power Management) */
  87. P_FORCE_ASPM_REQUEST = 1<<15, /* Force ASPM Request (A1 only) */
  88. P_ASPM_GPHY_LINK_DOWN = 1<<14, /* GPHY Link Down (A1 only) */
  89. P_ASPM_INT_FIFO_EMPTY = 1<<13, /* Internal FIFO Empty (A1 only) */
  90. P_ASPM_CLKRUN_REQUEST = 1<<12, /* CLKRUN Request (A1 only) */
  91. P_ASPM_FORCE_CLKREQ_ENA = 1<<4, /* Force CLKREQ Enable (A1b only) */
  92. P_ASPM_CLKREQ_PAD_CTL = 1<<3, /* CLKREQ PAD Control (A1 only) */
  93. P_ASPM_A1_MODE_SELECT = 1<<2, /* A1 Mode Select (A1 only) */
  94. P_CLK_GATE_PEX_UNIT_ENA = 1<<1, /* Enable Gate PEX Unit Clock */
  95. P_CLK_GATE_ROOT_COR_ENA = 1<<0, /* Enable Gate Root Core Clock */
  96. P_ASPM_CONTROL_MSK = P_FORCE_ASPM_REQUEST | P_ASPM_GPHY_LINK_DOWN
  97. | P_ASPM_CLKRUN_REQUEST | P_ASPM_INT_FIFO_EMPTY,
  98. };
  99. /* PCI_OUR_REG_5 32 bit Our Register 5 (Yukon-ECU only) */
  100. enum pci_dev_reg_5 {
  101. /* Bit 31..27: for A3 & later */
  102. P_CTL_DIV_CORE_CLK_ENA = 1<<31, /* Divide Core Clock Enable */
  103. P_CTL_SRESET_VMAIN_AV = 1<<30, /* Soft Reset for Vmain_av De-Glitch */
  104. P_CTL_BYPASS_VMAIN_AV = 1<<29, /* Bypass En. for Vmain_av De-Glitch */
  105. P_CTL_TIM_VMAIN_AV_MSK = 3<<27, /* Bit 28..27: Timer Vmain_av Mask */
  106. /* Bit 26..16: Release Clock on Event */
  107. P_REL_PCIE_RST_DE_ASS = 1<<26, /* PCIe Reset De-Asserted */
  108. P_REL_GPHY_REC_PACKET = 1<<25, /* GPHY Received Packet */
  109. P_REL_INT_FIFO_N_EMPTY = 1<<24, /* Internal FIFO Not Empty */
  110. P_REL_MAIN_PWR_AVAIL = 1<<23, /* Main Power Available */
  111. P_REL_CLKRUN_REQ_REL = 1<<22, /* CLKRUN Request Release */
  112. P_REL_PCIE_RESET_ASS = 1<<21, /* PCIe Reset Asserted */
  113. P_REL_PME_ASSERTED = 1<<20, /* PME Asserted */
  114. P_REL_PCIE_EXIT_L1_ST = 1<<19, /* PCIe Exit L1 State */
  115. P_REL_LOADER_NOT_FIN = 1<<18, /* EPROM Loader Not Finished */
  116. P_REL_PCIE_RX_EX_IDLE = 1<<17, /* PCIe Rx Exit Electrical Idle State */
  117. P_REL_GPHY_LINK_UP = 1<<16, /* GPHY Link Up */
  118. /* Bit 10.. 0: Mask for Gate Clock */
  119. P_GAT_PCIE_RST_ASSERTED = 1<<10,/* PCIe Reset Asserted */
  120. P_GAT_GPHY_N_REC_PACKET = 1<<9, /* GPHY Not Received Packet */
  121. P_GAT_INT_FIFO_EMPTY = 1<<8, /* Internal FIFO Empty */
  122. P_GAT_MAIN_PWR_N_AVAIL = 1<<7, /* Main Power Not Available */
  123. P_GAT_CLKRUN_REQ_REL = 1<<6, /* CLKRUN Not Requested */
  124. P_GAT_PCIE_RESET_ASS = 1<<5, /* PCIe Reset Asserted */
  125. P_GAT_PME_DE_ASSERTED = 1<<4, /* PME De-Asserted */
  126. P_GAT_PCIE_ENTER_L1_ST = 1<<3, /* PCIe Enter L1 State */
  127. P_GAT_LOADER_FINISHED = 1<<2, /* EPROM Loader Finished */
  128. P_GAT_PCIE_RX_EL_IDLE = 1<<1, /* PCIe Rx Electrical Idle State */
  129. P_GAT_GPHY_LINK_DOWN = 1<<0, /* GPHY Link Down */
  130. PCIE_OUR5_EVENT_CLK_D3_SET = P_REL_GPHY_REC_PACKET |
  131. P_REL_INT_FIFO_N_EMPTY |
  132. P_REL_PCIE_EXIT_L1_ST |
  133. P_REL_PCIE_RX_EX_IDLE |
  134. P_GAT_GPHY_N_REC_PACKET |
  135. P_GAT_INT_FIFO_EMPTY |
  136. P_GAT_PCIE_ENTER_L1_ST |
  137. P_GAT_PCIE_RX_EL_IDLE,
  138. };
  139. /* PCI_CFG_REG_1 32 bit Config Register 1 (Yukon-Ext only) */
  140. enum pci_cfg_reg1 {
  141. P_CF1_DIS_REL_EVT_RST = 1<<24, /* Dis. Rel. Event during PCIE reset */
  142. /* Bit 23..21: Release Clock on Event */
  143. P_CF1_REL_LDR_NOT_FIN = 1<<23, /* EEPROM Loader Not Finished */
  144. P_CF1_REL_VMAIN_AVLBL = 1<<22, /* Vmain available */
  145. P_CF1_REL_PCIE_RESET = 1<<21, /* PCI-E reset */
  146. /* Bit 20..18: Gate Clock on Event */
  147. P_CF1_GAT_LDR_NOT_FIN = 1<<20, /* EEPROM Loader Finished */
  148. P_CF1_GAT_PCIE_RX_IDLE = 1<<19, /* PCI-E Rx Electrical idle */
  149. P_CF1_GAT_PCIE_RESET = 1<<18, /* PCI-E Reset */
  150. P_CF1_PRST_PHY_CLKREQ = 1<<17, /* Enable PCI-E rst & PM2PHY gen. CLKREQ */
  151. P_CF1_PCIE_RST_CLKREQ = 1<<16, /* Enable PCI-E rst generate CLKREQ */
  152. P_CF1_ENA_CFG_LDR_DONE = 1<<8, /* Enable core level Config loader done */
  153. P_CF1_ENA_TXBMU_RD_IDLE = 1<<1, /* Enable TX BMU Read IDLE for ASPM */
  154. P_CF1_ENA_TXBMU_WR_IDLE = 1<<0, /* Enable TX BMU Write IDLE for ASPM */
  155. PCIE_CFG1_EVENT_CLK_D3_SET = P_CF1_DIS_REL_EVT_RST |
  156. P_CF1_REL_LDR_NOT_FIN |
  157. P_CF1_REL_VMAIN_AVLBL |
  158. P_CF1_REL_PCIE_RESET |
  159. P_CF1_GAT_LDR_NOT_FIN |
  160. P_CF1_GAT_PCIE_RESET |
  161. P_CF1_PRST_PHY_CLKREQ |
  162. P_CF1_ENA_CFG_LDR_DONE |
  163. P_CF1_ENA_TXBMU_RD_IDLE |
  164. P_CF1_ENA_TXBMU_WR_IDLE,
  165. };
  166. /* Yukon-Optima */
  167. enum {
  168. PSM_CONFIG_REG1_AC_PRESENT_STATUS = 1<<31, /* AC Present Status */
  169. PSM_CONFIG_REG1_PTP_CLK_SEL = 1<<29, /* PTP Clock Select */
  170. PSM_CONFIG_REG1_PTP_MODE = 1<<28, /* PTP Mode */
  171. PSM_CONFIG_REG1_MUX_PHY_LINK = 1<<27, /* PHY Energy Detect Event */
  172. PSM_CONFIG_REG1_EN_PIN63_AC_PRESENT = 1<<26, /* Enable LED_DUPLEX for ac_present */
  173. PSM_CONFIG_REG1_EN_PCIE_TIMER = 1<<25, /* Enable PCIe Timer */
  174. PSM_CONFIG_REG1_EN_SPU_TIMER = 1<<24, /* Enable SPU Timer */
  175. PSM_CONFIG_REG1_POLARITY_AC_PRESENT = 1<<23, /* AC Present Polarity */
  176. PSM_CONFIG_REG1_EN_AC_PRESENT = 1<<21, /* Enable AC Present */
  177. PSM_CONFIG_REG1_EN_GPHY_INT_PSM = 1<<20, /* Enable GPHY INT for PSM */
  178. PSM_CONFIG_REG1_DIS_PSM_TIMER = 1<<19, /* Disable PSM Timer */
  179. };
  180. /* Yukon-Supreme */
  181. enum {
  182. PSM_CONFIG_REG1_GPHY_ENERGY_STS = 1<<31, /* GPHY Energy Detect Status */
  183. PSM_CONFIG_REG1_UART_MODE_MSK = 3<<29, /* UART_Mode */
  184. PSM_CONFIG_REG1_CLK_RUN_ASF = 1<<28, /* Enable Clock Free Running for ASF Subsystem */
  185. PSM_CONFIG_REG1_UART_CLK_DISABLE= 1<<27, /* Disable UART clock */
  186. PSM_CONFIG_REG1_VAUX_ONE = 1<<26, /* Tie internal Vaux to 1'b1 */
  187. PSM_CONFIG_REG1_UART_FC_RI_VAL = 1<<25, /* Default value for UART_RI_n */
  188. PSM_CONFIG_REG1_UART_FC_DCD_VAL = 1<<24, /* Default value for UART_DCD_n */
  189. PSM_CONFIG_REG1_UART_FC_DSR_VAL = 1<<23, /* Default value for UART_DSR_n */
  190. PSM_CONFIG_REG1_UART_FC_CTS_VAL = 1<<22, /* Default value for UART_CTS_n */
  191. PSM_CONFIG_REG1_LATCH_VAUX = 1<<21, /* Enable Latch current Vaux_avlbl */
  192. PSM_CONFIG_REG1_FORCE_TESTMODE_INPUT= 1<<20, /* Force Testmode pin as input PAD */
  193. PSM_CONFIG_REG1_UART_RST = 1<<19, /* UART_RST */
  194. PSM_CONFIG_REG1_PSM_PCIE_L1_POL = 1<<18, /* PCIE L1 Event Polarity for PSM */
  195. PSM_CONFIG_REG1_TIMER_STAT = 1<<17, /* PSM Timer Status */
  196. PSM_CONFIG_REG1_GPHY_INT = 1<<16, /* GPHY INT Status */
  197. PSM_CONFIG_REG1_FORCE_TESTMODE_ZERO= 1<<15, /* Force internal Testmode as 1'b0 */
  198. PSM_CONFIG_REG1_EN_INT_ASPM_CLKREQ = 1<<14, /* ENABLE INT for CLKRUN on ASPM and CLKREQ */
  199. PSM_CONFIG_REG1_EN_SND_TASK_ASPM_CLKREQ = 1<<13, /* ENABLE Snd_task for CLKRUN on ASPM and CLKREQ */
  200. PSM_CONFIG_REG1_DIS_CLK_GATE_SND_TASK = 1<<12, /* Disable CLK_GATE control snd_task */
  201. PSM_CONFIG_REG1_DIS_FF_CHIAN_SND_INTA = 1<<11, /* Disable flip-flop chain for sndmsg_inta */
  202. PSM_CONFIG_REG1_DIS_LOADER = 1<<9, /* Disable Loader SM after PSM Goes back to IDLE */
  203. PSM_CONFIG_REG1_DO_PWDN = 1<<8, /* Do Power Down, Start PSM Scheme */
  204. PSM_CONFIG_REG1_DIS_PIG = 1<<7, /* Disable Plug-in-Go SM after PSM Goes back to IDLE */
  205. PSM_CONFIG_REG1_DIS_PERST = 1<<6, /* Disable Internal PCIe Reset after PSM Goes back to IDLE */
  206. PSM_CONFIG_REG1_EN_REG18_PD = 1<<5, /* Enable REG18 Power Down for PSM */
  207. PSM_CONFIG_REG1_EN_PSM_LOAD = 1<<4, /* Disable EEPROM Loader after PSM Goes back to IDLE */
  208. PSM_CONFIG_REG1_EN_PSM_HOT_RST = 1<<3, /* Enable PCIe Hot Reset for PSM */
  209. PSM_CONFIG_REG1_EN_PSM_PERST = 1<<2, /* Enable PCIe Reset Event for PSM */
  210. PSM_CONFIG_REG1_EN_PSM_PCIE_L1 = 1<<1, /* Enable PCIe L1 Event for PSM */
  211. PSM_CONFIG_REG1_EN_PSM = 1<<0, /* Enable PSM Scheme */
  212. };
  213. /* PSM_CONFIG_REG4 0x0168 PSM Config Register 4 */
  214. enum {
  215. /* PHY Link Detect Timer */
  216. PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_MSK = 0xf<<4,
  217. PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE = 4,
  218. PSM_CONFIG_REG4_DEBUG_TIMER = 1<<1, /* Debug Timer */
  219. PSM_CONFIG_REG4_RST_PHY_LINK_DETECT = 1<<0, /* Reset GPHY Link Detect */
  220. };
  221. #define PCI_STATUS_ERROR_BITS (PCI_STATUS_DETECTED_PARITY | \
  222. PCI_STATUS_SIG_SYSTEM_ERROR | \
  223. PCI_STATUS_REC_MASTER_ABORT | \
  224. PCI_STATUS_REC_TARGET_ABORT | \
  225. PCI_STATUS_PARITY)
  226. enum csr_regs {
  227. B0_RAP = 0x0000,
  228. B0_CTST = 0x0004,
  229. B0_POWER_CTRL = 0x0007,
  230. B0_ISRC = 0x0008,
  231. B0_IMSK = 0x000c,
  232. B0_HWE_ISRC = 0x0010,
  233. B0_HWE_IMSK = 0x0014,
  234. /* Special ISR registers (Yukon-2 only) */
  235. B0_Y2_SP_ISRC2 = 0x001c,
  236. B0_Y2_SP_ISRC3 = 0x0020,
  237. B0_Y2_SP_EISR = 0x0024,
  238. B0_Y2_SP_LISR = 0x0028,
  239. B0_Y2_SP_ICR = 0x002c,
  240. B2_MAC_1 = 0x0100,
  241. B2_MAC_2 = 0x0108,
  242. B2_MAC_3 = 0x0110,
  243. B2_CONN_TYP = 0x0118,
  244. B2_PMD_TYP = 0x0119,
  245. B2_MAC_CFG = 0x011a,
  246. B2_CHIP_ID = 0x011b,
  247. B2_E_0 = 0x011c,
  248. B2_Y2_CLK_GATE = 0x011d,
  249. B2_Y2_HW_RES = 0x011e,
  250. B2_E_3 = 0x011f,
  251. B2_Y2_CLK_CTRL = 0x0120,
  252. B2_TI_INI = 0x0130,
  253. B2_TI_VAL = 0x0134,
  254. B2_TI_CTRL = 0x0138,
  255. B2_TI_TEST = 0x0139,
  256. B2_TST_CTRL1 = 0x0158,
  257. B2_TST_CTRL2 = 0x0159,
  258. B2_GP_IO = 0x015c,
  259. B2_I2C_CTRL = 0x0160,
  260. B2_I2C_DATA = 0x0164,
  261. B2_I2C_IRQ = 0x0168,
  262. B2_I2C_SW = 0x016c,
  263. Y2_PEX_PHY_DATA = 0x0170,
  264. Y2_PEX_PHY_ADDR = 0x0172,
  265. B3_RAM_ADDR = 0x0180,
  266. B3_RAM_DATA_LO = 0x0184,
  267. B3_RAM_DATA_HI = 0x0188,
  268. /* RAM Interface Registers */
  269. /* Yukon-2: use RAM_BUFFER() to access the RAM buffer */
  270. /*
  271. * The HW-Spec. calls this registers Timeout Value 0..11. But this names are
  272. * not usable in SW. Please notice these are NOT real timeouts, these are
  273. * the number of qWords transferred continuously.
  274. */
  275. #define RAM_BUFFER(port, reg) (reg | (port <<6))
  276. B3_RI_WTO_R1 = 0x0190,
  277. B3_RI_WTO_XA1 = 0x0191,
  278. B3_RI_WTO_XS1 = 0x0192,
  279. B3_RI_RTO_R1 = 0x0193,
  280. B3_RI_RTO_XA1 = 0x0194,
  281. B3_RI_RTO_XS1 = 0x0195,
  282. B3_RI_WTO_R2 = 0x0196,
  283. B3_RI_WTO_XA2 = 0x0197,
  284. B3_RI_WTO_XS2 = 0x0198,
  285. B3_RI_RTO_R2 = 0x0199,
  286. B3_RI_RTO_XA2 = 0x019a,
  287. B3_RI_RTO_XS2 = 0x019b,
  288. B3_RI_TO_VAL = 0x019c,
  289. B3_RI_CTRL = 0x01a0,
  290. B3_RI_TEST = 0x01a2,
  291. B3_MA_TOINI_RX1 = 0x01b0,
  292. B3_MA_TOINI_RX2 = 0x01b1,
  293. B3_MA_TOINI_TX1 = 0x01b2,
  294. B3_MA_TOINI_TX2 = 0x01b3,
  295. B3_MA_TOVAL_RX1 = 0x01b4,
  296. B3_MA_TOVAL_RX2 = 0x01b5,
  297. B3_MA_TOVAL_TX1 = 0x01b6,
  298. B3_MA_TOVAL_TX2 = 0x01b7,
  299. B3_MA_TO_CTRL = 0x01b8,
  300. B3_MA_TO_TEST = 0x01ba,
  301. B3_MA_RCINI_RX1 = 0x01c0,
  302. B3_MA_RCINI_RX2 = 0x01c1,
  303. B3_MA_RCINI_TX1 = 0x01c2,
  304. B3_MA_RCINI_TX2 = 0x01c3,
  305. B3_MA_RCVAL_RX1 = 0x01c4,
  306. B3_MA_RCVAL_RX2 = 0x01c5,
  307. B3_MA_RCVAL_TX1 = 0x01c6,
  308. B3_MA_RCVAL_TX2 = 0x01c7,
  309. B3_MA_RC_CTRL = 0x01c8,
  310. B3_MA_RC_TEST = 0x01ca,
  311. B3_PA_TOINI_RX1 = 0x01d0,
  312. B3_PA_TOINI_RX2 = 0x01d4,
  313. B3_PA_TOINI_TX1 = 0x01d8,
  314. B3_PA_TOINI_TX2 = 0x01dc,
  315. B3_PA_TOVAL_RX1 = 0x01e0,
  316. B3_PA_TOVAL_RX2 = 0x01e4,
  317. B3_PA_TOVAL_TX1 = 0x01e8,
  318. B3_PA_TOVAL_TX2 = 0x01ec,
  319. B3_PA_CTRL = 0x01f0,
  320. B3_PA_TEST = 0x01f2,
  321. Y2_CFG_SPC = 0x1c00, /* PCI config space region */
  322. Y2_CFG_AER = 0x1d00, /* PCI Advanced Error Report region */
  323. };
  324. /* B0_CTST 24 bit Control/Status register */
  325. enum {
  326. Y2_VMAIN_AVAIL = 1<<17,/* VMAIN available (YUKON-2 only) */
  327. Y2_VAUX_AVAIL = 1<<16,/* VAUX available (YUKON-2 only) */
  328. Y2_HW_WOL_ON = 1<<15,/* HW WOL On (Yukon-EC Ultra A1 only) */
  329. Y2_HW_WOL_OFF = 1<<14,/* HW WOL On (Yukon-EC Ultra A1 only) */
  330. Y2_ASF_ENABLE = 1<<13,/* ASF Unit Enable (YUKON-2 only) */
  331. Y2_ASF_DISABLE = 1<<12,/* ASF Unit Disable (YUKON-2 only) */
  332. Y2_CLK_RUN_ENA = 1<<11,/* CLK_RUN Enable (YUKON-2 only) */
  333. Y2_CLK_RUN_DIS = 1<<10,/* CLK_RUN Disable (YUKON-2 only) */
  334. Y2_LED_STAT_ON = 1<<9, /* Status LED On (YUKON-2 only) */
  335. Y2_LED_STAT_OFF = 1<<8, /* Status LED Off (YUKON-2 only) */
  336. CS_ST_SW_IRQ = 1<<7, /* Set IRQ SW Request */
  337. CS_CL_SW_IRQ = 1<<6, /* Clear IRQ SW Request */
  338. CS_STOP_DONE = 1<<5, /* Stop Master is finished */
  339. CS_STOP_MAST = 1<<4, /* Command Bit to stop the master */
  340. CS_MRST_CLR = 1<<3, /* Clear Master reset */
  341. CS_MRST_SET = 1<<2, /* Set Master reset */
  342. CS_RST_CLR = 1<<1, /* Clear Software reset */
  343. CS_RST_SET = 1, /* Set Software reset */
  344. };
  345. /* B0_POWER_CTRL 8 Bit Power Control reg (YUKON only) */
  346. enum {
  347. PC_VAUX_ENA = 1<<7, /* Switch VAUX Enable */
  348. PC_VAUX_DIS = 1<<6, /* Switch VAUX Disable */
  349. PC_VCC_ENA = 1<<5, /* Switch VCC Enable */
  350. PC_VCC_DIS = 1<<4, /* Switch VCC Disable */
  351. PC_VAUX_ON = 1<<3, /* Switch VAUX On */
  352. PC_VAUX_OFF = 1<<2, /* Switch VAUX Off */
  353. PC_VCC_ON = 1<<1, /* Switch VCC On */
  354. PC_VCC_OFF = 1<<0, /* Switch VCC Off */
  355. };
  356. /* B2_IRQM_MSK 32 bit IRQ Moderation Mask */
  357. /* B0_Y2_SP_ISRC2 32 bit Special Interrupt Source Reg 2 */
  358. /* B0_Y2_SP_ISRC3 32 bit Special Interrupt Source Reg 3 */
  359. /* B0_Y2_SP_EISR 32 bit Enter ISR Reg */
  360. /* B0_Y2_SP_LISR 32 bit Leave ISR Reg */
  361. enum {
  362. Y2_IS_HW_ERR = 1<<31, /* Interrupt HW Error */
  363. Y2_IS_STAT_BMU = 1<<30, /* Status BMU Interrupt */
  364. Y2_IS_ASF = 1<<29, /* ASF subsystem Interrupt */
  365. Y2_IS_CPU_TO = 1<<28, /* CPU Timeout */
  366. Y2_IS_POLL_CHK = 1<<27, /* Check IRQ from polling unit */
  367. Y2_IS_TWSI_RDY = 1<<26, /* IRQ on end of TWSI Tx */
  368. Y2_IS_IRQ_SW = 1<<25, /* SW forced IRQ */
  369. Y2_IS_TIMINT = 1<<24, /* IRQ from Timer */
  370. Y2_IS_IRQ_PHY2 = 1<<12, /* Interrupt from PHY 2 */
  371. Y2_IS_IRQ_MAC2 = 1<<11, /* Interrupt from MAC 2 */
  372. Y2_IS_CHK_RX2 = 1<<10, /* Descriptor error Rx 2 */
  373. Y2_IS_CHK_TXS2 = 1<<9, /* Descriptor error TXS 2 */
  374. Y2_IS_CHK_TXA2 = 1<<8, /* Descriptor error TXA 2 */
  375. Y2_IS_PSM_ACK = 1<<7, /* PSM Acknowledge (Yukon-Optima only) */
  376. Y2_IS_PTP_TIST = 1<<6, /* PTP Time Stamp (Yukon-Optima only) */
  377. Y2_IS_PHY_QLNK = 1<<5, /* PHY Quick Link (Yukon-Optima only) */
  378. Y2_IS_IRQ_PHY1 = 1<<4, /* Interrupt from PHY 1 */
  379. Y2_IS_IRQ_MAC1 = 1<<3, /* Interrupt from MAC 1 */
  380. Y2_IS_CHK_RX1 = 1<<2, /* Descriptor error Rx 1 */
  381. Y2_IS_CHK_TXS1 = 1<<1, /* Descriptor error TXS 1 */
  382. Y2_IS_CHK_TXA1 = 1<<0, /* Descriptor error TXA 1 */
  383. Y2_IS_BASE = Y2_IS_HW_ERR | Y2_IS_STAT_BMU,
  384. Y2_IS_PORT_1 = Y2_IS_IRQ_PHY1 | Y2_IS_IRQ_MAC1
  385. | Y2_IS_CHK_TXA1 | Y2_IS_CHK_RX1,
  386. Y2_IS_PORT_2 = Y2_IS_IRQ_PHY2 | Y2_IS_IRQ_MAC2
  387. | Y2_IS_CHK_TXA2 | Y2_IS_CHK_RX2,
  388. Y2_IS_ERROR = Y2_IS_HW_ERR |
  389. Y2_IS_IRQ_MAC1 | Y2_IS_CHK_TXA1 | Y2_IS_CHK_RX1 |
  390. Y2_IS_IRQ_MAC2 | Y2_IS_CHK_TXA2 | Y2_IS_CHK_RX2,
  391. };
  392. /* B2_IRQM_HWE_MSK 32 bit IRQ Moderation HW Error Mask */
  393. enum {
  394. IS_ERR_MSK = 0x00003fff,/* All Error bits */
  395. IS_IRQ_TIST_OV = 1<<13, /* Time Stamp Timer Overflow (YUKON only) */
  396. IS_IRQ_SENSOR = 1<<12, /* IRQ from Sensor (YUKON only) */
  397. IS_IRQ_MST_ERR = 1<<11, /* IRQ master error detected */
  398. IS_IRQ_STAT = 1<<10, /* IRQ status exception */
  399. IS_NO_STAT_M1 = 1<<9, /* No Rx Status from MAC 1 */
  400. IS_NO_STAT_M2 = 1<<8, /* No Rx Status from MAC 2 */
  401. IS_NO_TIST_M1 = 1<<7, /* No Time Stamp from MAC 1 */
  402. IS_NO_TIST_M2 = 1<<6, /* No Time Stamp from MAC 2 */
  403. IS_RAM_RD_PAR = 1<<5, /* RAM Read Parity Error */
  404. IS_RAM_WR_PAR = 1<<4, /* RAM Write Parity Error */
  405. IS_M1_PAR_ERR = 1<<3, /* MAC 1 Parity Error */
  406. IS_M2_PAR_ERR = 1<<2, /* MAC 2 Parity Error */
  407. IS_R1_PAR_ERR = 1<<1, /* Queue R1 Parity Error */
  408. IS_R2_PAR_ERR = 1<<0, /* Queue R2 Parity Error */
  409. };
  410. /* Hardware error interrupt mask for Yukon 2 */
  411. enum {
  412. Y2_IS_TIST_OV = 1<<29,/* Time Stamp Timer overflow interrupt */
  413. Y2_IS_SENSOR = 1<<28, /* Sensor interrupt */
  414. Y2_IS_MST_ERR = 1<<27, /* Master error interrupt */
  415. Y2_IS_IRQ_STAT = 1<<26, /* Status exception interrupt */
  416. Y2_IS_PCI_EXP = 1<<25, /* PCI-Express interrupt */
  417. Y2_IS_PCI_NEXP = 1<<24, /* PCI-Express error similar to PCI error */
  418. /* Link 2 */
  419. Y2_IS_PAR_RD2 = 1<<13, /* Read RAM parity error interrupt */
  420. Y2_IS_PAR_WR2 = 1<<12, /* Write RAM parity error interrupt */
  421. Y2_IS_PAR_MAC2 = 1<<11, /* MAC hardware fault interrupt */
  422. Y2_IS_PAR_RX2 = 1<<10, /* Parity Error Rx Queue 2 */
  423. Y2_IS_TCP_TXS2 = 1<<9, /* TCP length mismatch sync Tx queue IRQ */
  424. Y2_IS_TCP_TXA2 = 1<<8, /* TCP length mismatch async Tx queue IRQ */
  425. /* Link 1 */
  426. Y2_IS_PAR_RD1 = 1<<5, /* Read RAM parity error interrupt */
  427. Y2_IS_PAR_WR1 = 1<<4, /* Write RAM parity error interrupt */
  428. Y2_IS_PAR_MAC1 = 1<<3, /* MAC hardware fault interrupt */
  429. Y2_IS_PAR_RX1 = 1<<2, /* Parity Error Rx Queue 1 */
  430. Y2_IS_TCP_TXS1 = 1<<1, /* TCP length mismatch sync Tx queue IRQ */
  431. Y2_IS_TCP_TXA1 = 1<<0, /* TCP length mismatch async Tx queue IRQ */
  432. Y2_HWE_L1_MASK = Y2_IS_PAR_RD1 | Y2_IS_PAR_WR1 | Y2_IS_PAR_MAC1 |
  433. Y2_IS_PAR_RX1 | Y2_IS_TCP_TXS1| Y2_IS_TCP_TXA1,
  434. Y2_HWE_L2_MASK = Y2_IS_PAR_RD2 | Y2_IS_PAR_WR2 | Y2_IS_PAR_MAC2 |
  435. Y2_IS_PAR_RX2 | Y2_IS_TCP_TXS2| Y2_IS_TCP_TXA2,
  436. Y2_HWE_ALL_MASK = Y2_IS_TIST_OV | Y2_IS_MST_ERR | Y2_IS_IRQ_STAT |
  437. Y2_HWE_L1_MASK | Y2_HWE_L2_MASK,
  438. };
  439. /* B28_DPT_CTRL 8 bit Descriptor Poll Timer Ctrl Reg */
  440. enum {
  441. DPT_START = 1<<1,
  442. DPT_STOP = 1<<0,
  443. };
  444. /* B2_TST_CTRL1 8 bit Test Control Register 1 */
  445. enum {
  446. TST_FRC_DPERR_MR = 1<<7, /* force DATAPERR on MST RD */
  447. TST_FRC_DPERR_MW = 1<<6, /* force DATAPERR on MST WR */
  448. TST_FRC_DPERR_TR = 1<<5, /* force DATAPERR on TRG RD */
  449. TST_FRC_DPERR_TW = 1<<4, /* force DATAPERR on TRG WR */
  450. TST_FRC_APERR_M = 1<<3, /* force ADDRPERR on MST */
  451. TST_FRC_APERR_T = 1<<2, /* force ADDRPERR on TRG */
  452. TST_CFG_WRITE_ON = 1<<1, /* Enable Config Reg WR */
  453. TST_CFG_WRITE_OFF= 1<<0, /* Disable Config Reg WR */
  454. };
  455. /* B2_GPIO */
  456. enum {
  457. GLB_GPIO_CLK_DEB_ENA = 1<<31, /* Clock Debug Enable */
  458. GLB_GPIO_CLK_DBG_MSK = 0xf<<26, /* Clock Debug */
  459. GLB_GPIO_INT_RST_D3_DIS = 1<<15, /* Disable Internal Reset After D3 to D0 */
  460. GLB_GPIO_LED_PAD_SPEED_UP = 1<<14, /* LED PAD Speed Up */
  461. GLB_GPIO_STAT_RACE_DIS = 1<<13, /* Status Race Disable */
  462. GLB_GPIO_TEST_SEL_MSK = 3<<11, /* Testmode Select */
  463. GLB_GPIO_TEST_SEL_BASE = 1<<11,
  464. GLB_GPIO_RAND_ENA = 1<<10, /* Random Enable */
  465. GLB_GPIO_RAND_BIT_1 = 1<<9, /* Random Bit 1 */
  466. };
  467. /* B2_MAC_CFG 8 bit MAC Configuration / Chip Revision */
  468. enum {
  469. CFG_CHIP_R_MSK = 0xf<<4, /* Bit 7.. 4: Chip Revision */
  470. /* Bit 3.. 2: reserved */
  471. CFG_DIS_M2_CLK = 1<<1, /* Disable Clock for 2nd MAC */
  472. CFG_SNG_MAC = 1<<0, /* MAC Config: 0=2 MACs / 1=1 MAC*/
  473. };
  474. /* B2_CHIP_ID 8 bit Chip Identification Number */
  475. enum {
  476. CHIP_ID_YUKON_XL = 0xb3, /* YUKON-2 XL */
  477. CHIP_ID_YUKON_EC_U = 0xb4, /* YUKON-2 EC Ultra */
  478. CHIP_ID_YUKON_EX = 0xb5, /* YUKON-2 Extreme */
  479. CHIP_ID_YUKON_EC = 0xb6, /* YUKON-2 EC */
  480. CHIP_ID_YUKON_FE = 0xb7, /* YUKON-2 FE */
  481. CHIP_ID_YUKON_FE_P = 0xb8, /* YUKON-2 FE+ */
  482. CHIP_ID_YUKON_SUPR = 0xb9, /* YUKON-2 Supreme */
  483. CHIP_ID_YUKON_UL_2 = 0xba, /* YUKON-2 Ultra 2 */
  484. CHIP_ID_YUKON_OPT = 0xbc, /* YUKON-2 Optima */
  485. CHIP_ID_YUKON_PRM = 0xbd, /* YUKON-2 Optima Prime */
  486. CHIP_ID_YUKON_OP_2 = 0xbe, /* YUKON-2 Optima 2 */
  487. };
  488. enum yukon_xl_rev {
  489. CHIP_REV_YU_XL_A0 = 0,
  490. CHIP_REV_YU_XL_A1 = 1,
  491. CHIP_REV_YU_XL_A2 = 2,
  492. CHIP_REV_YU_XL_A3 = 3,
  493. };
  494. enum yukon_ec_rev {
  495. CHIP_REV_YU_EC_A1 = 0, /* Chip Rev. for Yukon-EC A1/A0 */
  496. CHIP_REV_YU_EC_A2 = 1, /* Chip Rev. for Yukon-EC A2 */
  497. CHIP_REV_YU_EC_A3 = 2, /* Chip Rev. for Yukon-EC A3 */
  498. };
  499. enum yukon_ec_u_rev {
  500. CHIP_REV_YU_EC_U_A0 = 1,
  501. CHIP_REV_YU_EC_U_A1 = 2,
  502. CHIP_REV_YU_EC_U_B0 = 3,
  503. CHIP_REV_YU_EC_U_B1 = 5,
  504. };
  505. enum yukon_fe_rev {
  506. CHIP_REV_YU_FE_A1 = 1,
  507. CHIP_REV_YU_FE_A2 = 2,
  508. };
  509. enum yukon_fe_p_rev {
  510. CHIP_REV_YU_FE2_A0 = 0,
  511. };
  512. enum yukon_ex_rev {
  513. CHIP_REV_YU_EX_A0 = 1,
  514. CHIP_REV_YU_EX_B0 = 2,
  515. };
  516. enum yukon_supr_rev {
  517. CHIP_REV_YU_SU_A0 = 0,
  518. CHIP_REV_YU_SU_B0 = 1,
  519. CHIP_REV_YU_SU_B1 = 3,
  520. };
  521. /* B2_Y2_CLK_GATE 8 bit Clock Gating (Yukon-2 only) */
  522. enum {
  523. Y2_STATUS_LNK2_INAC = 1<<7, /* Status Link 2 inactive (0 = active) */
  524. Y2_CLK_GAT_LNK2_DIS = 1<<6, /* Disable clock gating Link 2 */
  525. Y2_COR_CLK_LNK2_DIS = 1<<5, /* Disable Core clock Link 2 */
  526. Y2_PCI_CLK_LNK2_DIS = 1<<4, /* Disable PCI clock Link 2 */
  527. Y2_STATUS_LNK1_INAC = 1<<3, /* Status Link 1 inactive (0 = active) */
  528. Y2_CLK_GAT_LNK1_DIS = 1<<2, /* Disable clock gating Link 1 */
  529. Y2_COR_CLK_LNK1_DIS = 1<<1, /* Disable Core clock Link 1 */
  530. Y2_PCI_CLK_LNK1_DIS = 1<<0, /* Disable PCI clock Link 1 */
  531. };
  532. /* B2_Y2_HW_RES 8 bit HW Resources (Yukon-2 only) */
  533. enum {
  534. CFG_LED_MODE_MSK = 7<<2, /* Bit 4.. 2: LED Mode Mask */
  535. CFG_LINK_2_AVAIL = 1<<1, /* Link 2 available */
  536. CFG_LINK_1_AVAIL = 1<<0, /* Link 1 available */
  537. };
  538. #define CFG_LED_MODE(x) (((x) & CFG_LED_MODE_MSK) >> 2)
  539. #define CFG_DUAL_MAC_MSK (CFG_LINK_2_AVAIL | CFG_LINK_1_AVAIL)
  540. /* B2_Y2_CLK_CTRL 32 bit Clock Frequency Control Register (Yukon-2/EC) */
  541. enum {
  542. Y2_CLK_DIV_VAL_MSK = 0xff<<16,/* Bit 23..16: Clock Divisor Value */
  543. #define Y2_CLK_DIV_VAL(x) (((x)<<16) & Y2_CLK_DIV_VAL_MSK)
  544. Y2_CLK_DIV_VAL2_MSK = 7<<21, /* Bit 23..21: Clock Divisor Value */
  545. Y2_CLK_SELECT2_MSK = 0x1f<<16,/* Bit 20..16: Clock Select */
  546. #define Y2_CLK_DIV_VAL_2(x) (((x)<<21) & Y2_CLK_DIV_VAL2_MSK)
  547. #define Y2_CLK_SEL_VAL_2(x) (((x)<<16) & Y2_CLK_SELECT2_MSK)
  548. Y2_CLK_DIV_ENA = 1<<1, /* Enable Core Clock Division */
  549. Y2_CLK_DIV_DIS = 1<<0, /* Disable Core Clock Division */
  550. };
  551. /* B2_TI_CTRL 8 bit Timer control */
  552. /* B2_IRQM_CTRL 8 bit IRQ Moderation Timer Control */
  553. enum {
  554. TIM_START = 1<<2, /* Start Timer */
  555. TIM_STOP = 1<<1, /* Stop Timer */
  556. TIM_CLR_IRQ = 1<<0, /* Clear Timer IRQ (!IRQM) */
  557. };
  558. /* B2_TI_TEST 8 Bit Timer Test */
  559. /* B2_IRQM_TEST 8 bit IRQ Moderation Timer Test */
  560. /* B28_DPT_TST 8 bit Descriptor Poll Timer Test Reg */
  561. enum {
  562. TIM_T_ON = 1<<2, /* Test mode on */
  563. TIM_T_OFF = 1<<1, /* Test mode off */
  564. TIM_T_STEP = 1<<0, /* Test step */
  565. };
  566. /* Y2_PEX_PHY_ADDR/DATA PEX PHY address and data reg (Yukon-2 only) */
  567. enum {
  568. PEX_RD_ACCESS = 1<<31, /* Access Mode Read = 1, Write = 0 */
  569. PEX_DB_ACCESS = 1<<30, /* Access to debug register */
  570. };
  571. /* B3_RAM_ADDR 32 bit RAM Address, to read or write */
  572. /* Bit 31..19: reserved */
  573. #define RAM_ADR_RAN 0x0007ffffL /* Bit 18.. 0: RAM Address Range */
  574. /* RAM Interface Registers */
  575. /* B3_RI_CTRL 16 bit RAM Interface Control Register */
  576. enum {
  577. RI_CLR_RD_PERR = 1<<9, /* Clear IRQ RAM Read Parity Err */
  578. RI_CLR_WR_PERR = 1<<8, /* Clear IRQ RAM Write Parity Err*/
  579. RI_RST_CLR = 1<<1, /* Clear RAM Interface Reset */
  580. RI_RST_SET = 1<<0, /* Set RAM Interface Reset */
  581. };
  582. #define SK_RI_TO_53 36 /* RAM interface timeout */
  583. /* Port related registers FIFO, and Arbiter */
  584. #define SK_REG(port,reg) (((port)<<7)+(reg))
  585. /* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */
  586. /* TXA_ITI_INI 32 bit Tx Arb Interval Timer Init Val */
  587. /* TXA_ITI_VAL 32 bit Tx Arb Interval Timer Value */
  588. /* TXA_LIM_INI 32 bit Tx Arb Limit Counter Init Val */
  589. /* TXA_LIM_VAL 32 bit Tx Arb Limit Counter Value */
  590. #define TXA_MAX_VAL 0x00ffffffUL /* Bit 23.. 0: Max TXA Timer/Cnt Val */
  591. /* TXA_CTRL 8 bit Tx Arbiter Control Register */
  592. enum {
  593. TXA_ENA_FSYNC = 1<<7, /* Enable force of sync Tx queue */
  594. TXA_DIS_FSYNC = 1<<6, /* Disable force of sync Tx queue */
  595. TXA_ENA_ALLOC = 1<<5, /* Enable alloc of free bandwidth */
  596. TXA_DIS_ALLOC = 1<<4, /* Disable alloc of free bandwidth */
  597. TXA_START_RC = 1<<3, /* Start sync Rate Control */
  598. TXA_STOP_RC = 1<<2, /* Stop sync Rate Control */
  599. TXA_ENA_ARB = 1<<1, /* Enable Tx Arbiter */
  600. TXA_DIS_ARB = 1<<0, /* Disable Tx Arbiter */
  601. };
  602. /*
  603. * Bank 4 - 5
  604. */
  605. /* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */
  606. enum {
  607. TXA_ITI_INI = 0x0200,/* 32 bit Tx Arb Interval Timer Init Val*/
  608. TXA_ITI_VAL = 0x0204,/* 32 bit Tx Arb Interval Timer Value */
  609. TXA_LIM_INI = 0x0208,/* 32 bit Tx Arb Limit Counter Init Val */
  610. TXA_LIM_VAL = 0x020c,/* 32 bit Tx Arb Limit Counter Value */
  611. TXA_CTRL = 0x0210,/* 8 bit Tx Arbiter Control Register */
  612. TXA_TEST = 0x0211,/* 8 bit Tx Arbiter Test Register */
  613. TXA_STAT = 0x0212,/* 8 bit Tx Arbiter Status Register */
  614. RSS_KEY = 0x0220, /* RSS Key setup */
  615. RSS_CFG = 0x0248, /* RSS Configuration */
  616. };
  617. enum {
  618. HASH_TCP_IPV6_EX_CTRL = 1<<5,
  619. HASH_IPV6_EX_CTRL = 1<<4,
  620. HASH_TCP_IPV6_CTRL = 1<<3,
  621. HASH_IPV6_CTRL = 1<<2,
  622. HASH_TCP_IPV4_CTRL = 1<<1,
  623. HASH_IPV4_CTRL = 1<<0,
  624. HASH_ALL = 0x3f,
  625. };
  626. enum {
  627. B6_EXT_REG = 0x0300,/* External registers (GENESIS only) */
  628. B7_CFG_SPC = 0x0380,/* copy of the Configuration register */
  629. B8_RQ1_REGS = 0x0400,/* Receive Queue 1 */
  630. B8_RQ2_REGS = 0x0480,/* Receive Queue 2 */
  631. B8_TS1_REGS = 0x0600,/* Transmit sync queue 1 */
  632. B8_TA1_REGS = 0x0680,/* Transmit async queue 1 */
  633. B8_TS2_REGS = 0x0700,/* Transmit sync queue 2 */
  634. B8_TA2_REGS = 0x0780,/* Transmit sync queue 2 */
  635. B16_RAM_REGS = 0x0800,/* RAM Buffer Registers */
  636. };
  637. /* Queue Register Offsets, use Q_ADDR() to access */
  638. enum {
  639. B8_Q_REGS = 0x0400, /* base of Queue registers */
  640. Q_D = 0x00, /* 8*32 bit Current Descriptor */
  641. Q_VLAN = 0x20, /* 16 bit Current VLAN Tag */
  642. Q_DONE = 0x24, /* 16 bit Done Index */
  643. Q_AC_L = 0x28, /* 32 bit Current Address Counter Low dWord */
  644. Q_AC_H = 0x2c, /* 32 bit Current Address Counter High dWord */
  645. Q_BC = 0x30, /* 32 bit Current Byte Counter */
  646. Q_CSR = 0x34, /* 32 bit BMU Control/Status Register */
  647. Q_TEST = 0x38, /* 32 bit Test/Control Register */
  648. /* Yukon-2 */
  649. Q_WM = 0x40, /* 16 bit FIFO Watermark */
  650. Q_AL = 0x42, /* 8 bit FIFO Alignment */
  651. Q_RSP = 0x44, /* 16 bit FIFO Read Shadow Pointer */
  652. Q_RSL = 0x46, /* 8 bit FIFO Read Shadow Level */
  653. Q_RP = 0x48, /* 8 bit FIFO Read Pointer */
  654. Q_RL = 0x4a, /* 8 bit FIFO Read Level */
  655. Q_WP = 0x4c, /* 8 bit FIFO Write Pointer */
  656. Q_WSP = 0x4d, /* 8 bit FIFO Write Shadow Pointer */
  657. Q_WL = 0x4e, /* 8 bit FIFO Write Level */
  658. Q_WSL = 0x4f, /* 8 bit FIFO Write Shadow Level */
  659. };
  660. #define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs))
  661. /* Q_TEST 32 bit Test Register */
  662. enum {
  663. /* Transmit */
  664. F_TX_CHK_AUTO_OFF = 1<<31, /* Tx checksum auto calc off (Yukon EX) */
  665. F_TX_CHK_AUTO_ON = 1<<30, /* Tx checksum auto calc off (Yukon EX) */
  666. /* Receive */
  667. F_M_RX_RAM_DIS = 1<<24, /* MAC Rx RAM Read Port disable */
  668. /* Hardware testbits not used */
  669. };
  670. /* Queue Prefetch Unit Offsets, use Y2_QADDR() to address (Yukon-2 only)*/
  671. enum {
  672. Y2_B8_PREF_REGS = 0x0450,
  673. PREF_UNIT_CTRL = 0x00, /* 32 bit Control register */
  674. PREF_UNIT_LAST_IDX = 0x04, /* 16 bit Last Index */
  675. PREF_UNIT_ADDR_LO = 0x08, /* 32 bit List start addr, low part */
  676. PREF_UNIT_ADDR_HI = 0x0c, /* 32 bit List start addr, high part*/
  677. PREF_UNIT_GET_IDX = 0x10, /* 16 bit Get Index */
  678. PREF_UNIT_PUT_IDX = 0x14, /* 16 bit Put Index */
  679. PREF_UNIT_FIFO_WP = 0x20, /* 8 bit FIFO write pointer */
  680. PREF_UNIT_FIFO_RP = 0x24, /* 8 bit FIFO read pointer */
  681. PREF_UNIT_FIFO_WM = 0x28, /* 8 bit FIFO watermark */
  682. PREF_UNIT_FIFO_LEV = 0x2c, /* 8 bit FIFO level */
  683. PREF_UNIT_MASK_IDX = 0x0fff,
  684. };
  685. #define Y2_QADDR(q,reg) (Y2_B8_PREF_REGS + (q) + (reg))
  686. /* RAM Buffer Register Offsets */
  687. enum {
  688. RB_START = 0x00,/* 32 bit RAM Buffer Start Address */
  689. RB_END = 0x04,/* 32 bit RAM Buffer End Address */
  690. RB_WP = 0x08,/* 32 bit RAM Buffer Write Pointer */
  691. RB_RP = 0x0c,/* 32 bit RAM Buffer Read Pointer */
  692. RB_RX_UTPP = 0x10,/* 32 bit Rx Upper Threshold, Pause Packet */
  693. RB_RX_LTPP = 0x14,/* 32 bit Rx Lower Threshold, Pause Packet */
  694. RB_RX_UTHP = 0x18,/* 32 bit Rx Upper Threshold, High Prio */
  695. RB_RX_LTHP = 0x1c,/* 32 bit Rx Lower Threshold, High Prio */
  696. /* 0x10 - 0x1f: reserved at Tx RAM Buffer Registers */
  697. RB_PC = 0x20,/* 32 bit RAM Buffer Packet Counter */
  698. RB_LEV = 0x24,/* 32 bit RAM Buffer Level Register */
  699. RB_CTRL = 0x28,/* 32 bit RAM Buffer Control Register */
  700. RB_TST1 = 0x29,/* 8 bit RAM Buffer Test Register 1 */
  701. RB_TST2 = 0x2a,/* 8 bit RAM Buffer Test Register 2 */
  702. };
  703. /* Receive and Transmit Queues */
  704. enum {
  705. Q_R1 = 0x0000, /* Receive Queue 1 */
  706. Q_R2 = 0x0080, /* Receive Queue 2 */
  707. Q_XS1 = 0x0200, /* Synchronous Transmit Queue 1 */
  708. Q_XA1 = 0x0280, /* Asynchronous Transmit Queue 1 */
  709. Q_XS2 = 0x0300, /* Synchronous Transmit Queue 2 */
  710. Q_XA2 = 0x0380, /* Asynchronous Transmit Queue 2 */
  711. };
  712. /* Different PHY Types */
  713. enum {
  714. PHY_ADDR_MARV = 0,
  715. };
  716. #define RB_ADDR(offs, queue) ((u16) B16_RAM_REGS + (queue) + (offs))
  717. enum {
  718. LNK_SYNC_INI = 0x0c30,/* 32 bit Link Sync Cnt Init Value */
  719. LNK_SYNC_VAL = 0x0c34,/* 32 bit Link Sync Cnt Current Value */
  720. LNK_SYNC_CTRL = 0x0c38,/* 8 bit Link Sync Cnt Control Register */
  721. LNK_SYNC_TST = 0x0c39,/* 8 bit Link Sync Cnt Test Register */
  722. LNK_LED_REG = 0x0c3c,/* 8 bit Link LED Register */
  723. /* Receive GMAC FIFO (YUKON and Yukon-2) */
  724. RX_GMF_EA = 0x0c40,/* 32 bit Rx GMAC FIFO End Address */
  725. RX_GMF_AF_THR = 0x0c44,/* 32 bit Rx GMAC FIFO Almost Full Thresh. */
  726. RX_GMF_CTRL_T = 0x0c48,/* 32 bit Rx GMAC FIFO Control/Test */
  727. RX_GMF_FL_MSK = 0x0c4c,/* 32 bit Rx GMAC FIFO Flush Mask */
  728. RX_GMF_FL_THR = 0x0c50,/* 16 bit Rx GMAC FIFO Flush Threshold */
  729. RX_GMF_FL_CTRL = 0x0c52,/* 16 bit Rx GMAC FIFO Flush Control */
  730. RX_GMF_TR_THR = 0x0c54,/* 32 bit Rx Truncation Threshold (Yukon-2) */
  731. RX_GMF_UP_THR = 0x0c58,/* 16 bit Rx Upper Pause Thr (Yukon-EC_U) */
  732. RX_GMF_LP_THR = 0x0c5a,/* 16 bit Rx Lower Pause Thr (Yukon-EC_U) */
  733. RX_GMF_VLAN = 0x0c5c,/* 32 bit Rx VLAN Type Register (Yukon-2) */
  734. RX_GMF_WP = 0x0c60,/* 32 bit Rx GMAC FIFO Write Pointer */
  735. RX_GMF_WLEV = 0x0c68,/* 32 bit Rx GMAC FIFO Write Level */
  736. RX_GMF_RP = 0x0c70,/* 32 bit Rx GMAC FIFO Read Pointer */
  737. RX_GMF_RLEV = 0x0c78,/* 32 bit Rx GMAC FIFO Read Level */
  738. };
  739. /* Q_BC 32 bit Current Byte Counter */
  740. /* BMU Control Status Registers */
  741. /* B0_R1_CSR 32 bit BMU Ctrl/Stat Rx Queue 1 */
  742. /* B0_R2_CSR 32 bit BMU Ctrl/Stat Rx Queue 2 */
  743. /* B0_XA1_CSR 32 bit BMU Ctrl/Stat Sync Tx Queue 1 */
  744. /* B0_XS1_CSR 32 bit BMU Ctrl/Stat Async Tx Queue 1 */
  745. /* B0_XA2_CSR 32 bit BMU Ctrl/Stat Sync Tx Queue 2 */
  746. /* B0_XS2_CSR 32 bit BMU Ctrl/Stat Async Tx Queue 2 */
  747. /* Q_CSR 32 bit BMU Control/Status Register */
  748. /* Rx BMU Control / Status Registers (Yukon-2) */
  749. enum {
  750. BMU_IDLE = 1<<31, /* BMU Idle State */
  751. BMU_RX_TCP_PKT = 1<<30, /* Rx TCP Packet (when RSS Hash enabled) */
  752. BMU_RX_IP_PKT = 1<<29, /* Rx IP Packet (when RSS Hash enabled) */
  753. BMU_ENA_RX_RSS_HASH = 1<<15, /* Enable Rx RSS Hash */
  754. BMU_DIS_RX_RSS_HASH = 1<<14, /* Disable Rx RSS Hash */
  755. BMU_ENA_RX_CHKSUM = 1<<13, /* Enable Rx TCP/IP Checksum Check */
  756. BMU_DIS_RX_CHKSUM = 1<<12, /* Disable Rx TCP/IP Checksum Check */
  757. BMU_CLR_IRQ_PAR = 1<<11, /* Clear IRQ on Parity errors (Rx) */
  758. BMU_CLR_IRQ_TCP = 1<<11, /* Clear IRQ on TCP segment. error (Tx) */
  759. BMU_CLR_IRQ_CHK = 1<<10, /* Clear IRQ Check */
  760. BMU_STOP = 1<<9, /* Stop Rx/Tx Queue */
  761. BMU_START = 1<<8, /* Start Rx/Tx Queue */
  762. BMU_FIFO_OP_ON = 1<<7, /* FIFO Operational On */
  763. BMU_FIFO_OP_OFF = 1<<6, /* FIFO Operational Off */
  764. BMU_FIFO_ENA = 1<<5, /* Enable FIFO */
  765. BMU_FIFO_RST = 1<<4, /* Reset FIFO */
  766. BMU_OP_ON = 1<<3, /* BMU Operational On */
  767. BMU_OP_OFF = 1<<2, /* BMU Operational Off */
  768. BMU_RST_CLR = 1<<1, /* Clear BMU Reset (Enable) */
  769. BMU_RST_SET = 1<<0, /* Set BMU Reset */
  770. BMU_CLR_RESET = BMU_FIFO_RST | BMU_OP_OFF | BMU_RST_CLR,
  771. BMU_OPER_INIT = BMU_CLR_IRQ_PAR | BMU_CLR_IRQ_CHK | BMU_START |
  772. BMU_FIFO_ENA | BMU_OP_ON,
  773. BMU_WM_DEFAULT = 0x600,
  774. BMU_WM_PEX = 0x80,
  775. };
  776. /* Tx BMU Control / Status Registers (Yukon-2) */
  777. /* Bit 31: same as for Rx */
  778. enum {
  779. BMU_TX_IPIDINCR_ON = 1<<13, /* Enable IP ID Increment */
  780. BMU_TX_IPIDINCR_OFF = 1<<12, /* Disable IP ID Increment */
  781. BMU_TX_CLR_IRQ_TCP = 1<<11, /* Clear IRQ on TCP segment length mismatch */
  782. };
  783. /* TBMU_TEST 0x06B8 Transmit BMU Test Register */
  784. enum {
  785. TBMU_TEST_BMU_TX_CHK_AUTO_OFF = 1<<31, /* BMU Tx Checksum Auto Calculation Disable */
  786. TBMU_TEST_BMU_TX_CHK_AUTO_ON = 1<<30, /* BMU Tx Checksum Auto Calculation Enable */
  787. TBMU_TEST_HOME_ADD_PAD_FIX1_EN = 1<<29, /* Home Address Paddiing FIX1 Enable */
  788. TBMU_TEST_HOME_ADD_PAD_FIX1_DIS = 1<<28, /* Home Address Paddiing FIX1 Disable */
  789. TBMU_TEST_ROUTING_ADD_FIX_EN = 1<<27, /* Routing Address Fix Enable */
  790. TBMU_TEST_ROUTING_ADD_FIX_DIS = 1<<26, /* Routing Address Fix Disable */
  791. TBMU_TEST_HOME_ADD_FIX_EN = 1<<25, /* Home address checksum fix enable */
  792. TBMU_TEST_HOME_ADD_FIX_DIS = 1<<24, /* Home address checksum fix disable */
  793. TBMU_TEST_TEST_RSPTR_ON = 1<<22, /* Testmode Shadow Read Ptr On */
  794. TBMU_TEST_TEST_RSPTR_OFF = 1<<21, /* Testmode Shadow Read Ptr Off */
  795. TBMU_TEST_TESTSTEP_RSPTR = 1<<20, /* Teststep Shadow Read Ptr */
  796. TBMU_TEST_TEST_RPTR_ON = 1<<18, /* Testmode Read Ptr On */
  797. TBMU_TEST_TEST_RPTR_OFF = 1<<17, /* Testmode Read Ptr Off */
  798. TBMU_TEST_TESTSTEP_RPTR = 1<<16, /* Teststep Read Ptr */
  799. TBMU_TEST_TEST_WSPTR_ON = 1<<14, /* Testmode Shadow Write Ptr On */
  800. TBMU_TEST_TEST_WSPTR_OFF = 1<<13, /* Testmode Shadow Write Ptr Off */
  801. TBMU_TEST_TESTSTEP_WSPTR = 1<<12, /* Teststep Shadow Write Ptr */
  802. TBMU_TEST_TEST_WPTR_ON = 1<<10, /* Testmode Write Ptr On */
  803. TBMU_TEST_TEST_WPTR_OFF = 1<<9, /* Testmode Write Ptr Off */
  804. TBMU_TEST_TESTSTEP_WPTR = 1<<8, /* Teststep Write Ptr */
  805. TBMU_TEST_TEST_REQ_NB_ON = 1<<6, /* Testmode Req Nbytes/Addr On */
  806. TBMU_TEST_TEST_REQ_NB_OFF = 1<<5, /* Testmode Req Nbytes/Addr Off */
  807. TBMU_TEST_TESTSTEP_REQ_NB = 1<<4, /* Teststep Req Nbytes/Addr */
  808. TBMU_TEST_TEST_DONE_IDX_ON = 1<<2, /* Testmode Done Index On */
  809. TBMU_TEST_TEST_DONE_IDX_OFF = 1<<1, /* Testmode Done Index Off */
  810. TBMU_TEST_TESTSTEP_DONE_IDX = 1<<0, /* Teststep Done Index */
  811. };
  812. /* Queue Prefetch Unit Offsets, use Y2_QADDR() to address (Yukon-2 only)*/
  813. /* PREF_UNIT_CTRL 32 bit Prefetch Control register */
  814. enum {
  815. PREF_UNIT_OP_ON = 1<<3, /* prefetch unit operational */
  816. PREF_UNIT_OP_OFF = 1<<2, /* prefetch unit not operational */
  817. PREF_UNIT_RST_CLR = 1<<1, /* Clear Prefetch Unit Reset */
  818. PREF_UNIT_RST_SET = 1<<0, /* Set Prefetch Unit Reset */
  819. };
  820. /* RAM Buffer Register Offsets, use RB_ADDR(Queue, Offs) to access */
  821. /* RB_START 32 bit RAM Buffer Start Address */
  822. /* RB_END 32 bit RAM Buffer End Address */
  823. /* RB_WP 32 bit RAM Buffer Write Pointer */
  824. /* RB_RP 32 bit RAM Buffer Read Pointer */
  825. /* RB_RX_UTPP 32 bit Rx Upper Threshold, Pause Pack */
  826. /* RB_RX_LTPP 32 bit Rx Lower Threshold, Pause Pack */
  827. /* RB_RX_UTHP 32 bit Rx Upper Threshold, High Prio */
  828. /* RB_RX_LTHP 32 bit Rx Lower Threshold, High Prio */
  829. /* RB_PC 32 bit RAM Buffer Packet Counter */
  830. /* RB_LEV 32 bit RAM Buffer Level Register */
  831. #define RB_MSK 0x0007ffff /* Bit 18.. 0: RAM Buffer Pointer Bits */
  832. /* RB_TST2 8 bit RAM Buffer Test Register 2 */
  833. /* RB_TST1 8 bit RAM Buffer Test Register 1 */
  834. /* RB_CTRL 8 bit RAM Buffer Control Register */
  835. enum {
  836. RB_ENA_STFWD = 1<<5, /* Enable Store & Forward */
  837. RB_DIS_STFWD = 1<<4, /* Disable Store & Forward */
  838. RB_ENA_OP_MD = 1<<3, /* Enable Operation Mode */
  839. RB_DIS_OP_MD = 1<<2, /* Disable Operation Mode */
  840. RB_RST_CLR = 1<<1, /* Clear RAM Buf STM Reset */
  841. RB_RST_SET = 1<<0, /* Set RAM Buf STM Reset */
  842. };
  843. /* Transmit GMAC FIFO (YUKON only) */
  844. enum {
  845. TX_GMF_EA = 0x0d40,/* 32 bit Tx GMAC FIFO End Address */
  846. TX_GMF_AE_THR = 0x0d44,/* 32 bit Tx GMAC FIFO Almost Empty Thresh.*/
  847. TX_GMF_CTRL_T = 0x0d48,/* 32 bit Tx GMAC FIFO Control/Test */
  848. TX_GMF_WP = 0x0d60,/* 32 bit Tx GMAC FIFO Write Pointer */
  849. TX_GMF_WSP = 0x0d64,/* 32 bit Tx GMAC FIFO Write Shadow Ptr. */
  850. TX_GMF_WLEV = 0x0d68,/* 32 bit Tx GMAC FIFO Write Level */
  851. TX_GMF_RP = 0x0d70,/* 32 bit Tx GMAC FIFO Read Pointer */
  852. TX_GMF_RSTP = 0x0d74,/* 32 bit Tx GMAC FIFO Restart Pointer */
  853. TX_GMF_RLEV = 0x0d78,/* 32 bit Tx GMAC FIFO Read Level */
  854. /* Threshold values for Yukon-EC Ultra and Extreme */
  855. ECU_AE_THR = 0x0070, /* Almost Empty Threshold */
  856. ECU_TXFF_LEV = 0x01a0, /* Tx BMU FIFO Level */
  857. ECU_JUMBO_WM = 0x0080, /* Jumbo Mode Watermark */
  858. };
  859. /* Descriptor Poll Timer Registers */
  860. enum {
  861. B28_DPT_INI = 0x0e00,/* 24 bit Descriptor Poll Timer Init Val */
  862. B28_DPT_VAL = 0x0e04,/* 24 bit Descriptor Poll Timer Curr Val */
  863. B28_DPT_CTRL = 0x0e08,/* 8 bit Descriptor Poll Timer Ctrl Reg */
  864. B28_DPT_TST = 0x0e0a,/* 8 bit Descriptor Poll Timer Test Reg */
  865. };
  866. /* Time Stamp Timer Registers (YUKON only) */
  867. enum {
  868. GMAC_TI_ST_VAL = 0x0e14,/* 32 bit Time Stamp Timer Curr Val */
  869. GMAC_TI_ST_CTRL = 0x0e18,/* 8 bit Time Stamp Timer Ctrl Reg */
  870. GMAC_TI_ST_TST = 0x0e1a,/* 8 bit Time Stamp Timer Test Reg */
  871. };
  872. /* Polling Unit Registers (Yukon-2 only) */
  873. enum {
  874. POLL_CTRL = 0x0e20, /* 32 bit Polling Unit Control Reg */
  875. POLL_LAST_IDX = 0x0e24,/* 16 bit Polling Unit List Last Index */
  876. POLL_LIST_ADDR_LO= 0x0e28,/* 32 bit Poll. List Start Addr (low) */
  877. POLL_LIST_ADDR_HI= 0x0e2c,/* 32 bit Poll. List Start Addr (high) */
  878. };
  879. enum {
  880. SMB_CFG = 0x0e40, /* 32 bit SMBus Config Register */
  881. SMB_CSR = 0x0e44, /* 32 bit SMBus Control/Status Register */
  882. };
  883. enum {
  884. CPU_WDOG = 0x0e48, /* 32 bit Watchdog Register */
  885. CPU_CNTR = 0x0e4C, /* 32 bit Counter Register */
  886. CPU_TIM = 0x0e50,/* 32 bit Timer Compare Register */
  887. CPU_AHB_ADDR = 0x0e54, /* 32 bit CPU AHB Debug Register */
  888. CPU_AHB_WDATA = 0x0e58, /* 32 bit CPU AHB Debug Register */
  889. CPU_AHB_RDATA = 0x0e5C, /* 32 bit CPU AHB Debug Register */
  890. HCU_MAP_BASE = 0x0e60, /* 32 bit Reset Mapping Base */
  891. CPU_AHB_CTRL = 0x0e64, /* 32 bit CPU AHB Debug Register */
  892. HCU_CCSR = 0x0e68, /* 32 bit CPU Control and Status Register */
  893. HCU_HCSR = 0x0e6C, /* 32 bit Host Control and Status Register */
  894. };
  895. /* ASF Subsystem Registers (Yukon-2 only) */
  896. enum {
  897. B28_Y2_SMB_CONFIG = 0x0e40,/* 32 bit ASF SMBus Config Register */
  898. B28_Y2_SMB_CSD_REG = 0x0e44,/* 32 bit ASF SMB Control/Status/Data */
  899. B28_Y2_ASF_IRQ_V_BASE=0x0e60,/* 32 bit ASF IRQ Vector Base */
  900. B28_Y2_ASF_STAT_CMD= 0x0e68,/* 32 bit ASF Status and Command Reg */
  901. B28_Y2_ASF_HOST_COM= 0x0e6c,/* 32 bit ASF Host Communication Reg */
  902. B28_Y2_DATA_REG_1 = 0x0e70,/* 32 bit ASF/Host Data Register 1 */
  903. B28_Y2_DATA_REG_2 = 0x0e74,/* 32 bit ASF/Host Data Register 2 */
  904. B28_Y2_DATA_REG_3 = 0x0e78,/* 32 bit ASF/Host Data Register 3 */
  905. B28_Y2_DATA_REG_4 = 0x0e7c,/* 32 bit ASF/Host Data Register 4 */
  906. };
  907. /* Status BMU Registers (Yukon-2 only)*/
  908. enum {
  909. STAT_CTRL = 0x0e80,/* 32 bit Status BMU Control Reg */
  910. STAT_LAST_IDX = 0x0e84,/* 16 bit Status BMU Last Index */
  911. STAT_LIST_ADDR_LO= 0x0e88,/* 32 bit Status List Start Addr (low) */
  912. STAT_LIST_ADDR_HI= 0x0e8c,/* 32 bit Status List Start Addr (high) */
  913. STAT_TXA1_RIDX = 0x0e90,/* 16 bit Status TxA1 Report Index Reg */
  914. STAT_TXS1_RIDX = 0x0e92,/* 16 bit Status TxS1 Report Index Reg */
  915. STAT_TXA2_RIDX = 0x0e94,/* 16 bit Status TxA2 Report Index Reg */
  916. STAT_TXS2_RIDX = 0x0e96,/* 16 bit Status TxS2 Report Index Reg */
  917. STAT_TX_IDX_TH = 0x0e98,/* 16 bit Status Tx Index Threshold Reg */
  918. STAT_PUT_IDX = 0x0e9c,/* 16 bit Status Put Index Reg */
  919. /* FIFO Control/Status Registers (Yukon-2 only)*/
  920. STAT_FIFO_WP = 0x0ea0,/* 8 bit Status FIFO Write Pointer Reg */
  921. STAT_FIFO_RP = 0x0ea4,/* 8 bit Status FIFO Read Pointer Reg */
  922. STAT_FIFO_RSP = 0x0ea6,/* 8 bit Status FIFO Read Shadow Ptr */
  923. STAT_FIFO_LEVEL = 0x0ea8,/* 8 bit Status FIFO Level Reg */
  924. STAT_FIFO_SHLVL = 0x0eaa,/* 8 bit Status FIFO Shadow Level Reg */
  925. STAT_FIFO_WM = 0x0eac,/* 8 bit Status FIFO Watermark Reg */
  926. STAT_FIFO_ISR_WM= 0x0ead,/* 8 bit Status FIFO ISR Watermark Reg */
  927. /* Level and ISR Timer Registers (Yukon-2 only)*/
  928. STAT_LEV_TIMER_INI= 0x0eb0,/* 32 bit Level Timer Init. Value Reg */
  929. STAT_LEV_TIMER_CNT= 0x0eb4,/* 32 bit Level Timer Counter Reg */
  930. STAT_LEV_TIMER_CTRL= 0x0eb8,/* 8 bit Level Timer Control Reg */
  931. STAT_LEV_TIMER_TEST= 0x0eb9,/* 8 bit Level Timer Test Reg */
  932. STAT_TX_TIMER_INI = 0x0ec0,/* 32 bit Tx Timer Init. Value Reg */
  933. STAT_TX_TIMER_CNT = 0x0ec4,/* 32 bit Tx Timer Counter Reg */
  934. STAT_TX_TIMER_CTRL = 0x0ec8,/* 8 bit Tx Timer Control Reg */
  935. STAT_TX_TIMER_TEST = 0x0ec9,/* 8 bit Tx Timer Test Reg */
  936. STAT_ISR_TIMER_INI = 0x0ed0,/* 32 bit ISR Timer Init. Value Reg */
  937. STAT_ISR_TIMER_CNT = 0x0ed4,/* 32 bit ISR Timer Counter Reg */
  938. STAT_ISR_TIMER_CTRL= 0x0ed8,/* 8 bit ISR Timer Control Reg */
  939. STAT_ISR_TIMER_TEST= 0x0ed9,/* 8 bit ISR Timer Test Reg */
  940. };
  941. enum {
  942. LINKLED_OFF = 0x01,
  943. LINKLED_ON = 0x02,
  944. LINKLED_LINKSYNC_OFF = 0x04,
  945. LINKLED_LINKSYNC_ON = 0x08,
  946. LINKLED_BLINK_OFF = 0x10,
  947. LINKLED_BLINK_ON = 0x20,
  948. };
  949. /* GMAC and GPHY Control Registers (YUKON only) */
  950. enum {
  951. GMAC_CTRL = 0x0f00,/* 32 bit GMAC Control Reg */
  952. GPHY_CTRL = 0x0f04,/* 32 bit GPHY Control Reg */
  953. GMAC_IRQ_SRC = 0x0f08,/* 8 bit GMAC Interrupt Source Reg */
  954. GMAC_IRQ_MSK = 0x0f0c,/* 8 bit GMAC Interrupt Mask Reg */
  955. GMAC_LINK_CTRL = 0x0f10,/* 16 bit Link Control Reg */
  956. /* Wake-up Frame Pattern Match Control Registers (YUKON only) */
  957. WOL_CTRL_STAT = 0x0f20,/* 16 bit WOL Control/Status Reg */
  958. WOL_MATCH_CTL = 0x0f22,/* 8 bit WOL Match Control Reg */
  959. WOL_MATCH_RES = 0x0f23,/* 8 bit WOL Match Result Reg */
  960. WOL_MAC_ADDR = 0x0f24,/* 32 bit WOL MAC Address */
  961. WOL_PATT_RPTR = 0x0f2c,/* 8 bit WOL Pattern Read Pointer */
  962. /* WOL Pattern Length Registers (YUKON only) */
  963. WOL_PATT_LEN_LO = 0x0f30,/* 32 bit WOL Pattern Length 3..0 */
  964. WOL_PATT_LEN_HI = 0x0f34,/* 24 bit WOL Pattern Length 6..4 */
  965. /* WOL Pattern Counter Registers (YUKON only) */
  966. WOL_PATT_CNT_0 = 0x0f38,/* 32 bit WOL Pattern Counter 3..0 */
  967. WOL_PATT_CNT_4 = 0x0f3c,/* 24 bit WOL Pattern Counter 6..4 */
  968. };
  969. #define WOL_REGS(port, x) (x + (port)*0x80)
  970. enum {
  971. WOL_PATT_RAM_1 = 0x1000,/* WOL Pattern RAM Link 1 */
  972. WOL_PATT_RAM_2 = 0x1400,/* WOL Pattern RAM Link 2 */
  973. };
  974. #define WOL_PATT_RAM_BASE(port) (WOL_PATT_RAM_1 + (port)*0x400)
  975. enum {
  976. BASE_GMAC_1 = 0x2800,/* GMAC 1 registers */
  977. BASE_GMAC_2 = 0x3800,/* GMAC 2 registers */
  978. };
  979. /*
  980. * Marvel-PHY Registers, indirect addressed over GMAC
  981. */
  982. enum {
  983. PHY_MARV_CTRL = 0x00,/* 16 bit r/w PHY Control Register */
  984. PHY_MARV_STAT = 0x01,/* 16 bit r/o PHY Status Register */
  985. PHY_MARV_ID0 = 0x02,/* 16 bit r/o PHY ID0 Register */
  986. PHY_MARV_ID1 = 0x03,/* 16 bit r/o PHY ID1 Register */
  987. PHY_MARV_AUNE_ADV = 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
  988. PHY_MARV_AUNE_LP = 0x05,/* 16 bit r/o Link Part Ability Reg */
  989. PHY_MARV_AUNE_EXP = 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
  990. PHY_MARV_NEPG = 0x07,/* 16 bit r/w Next Page Register */
  991. PHY_MARV_NEPG_LP = 0x08,/* 16 bit r/o Next Page Link Partner */
  992. /* Marvel-specific registers */
  993. PHY_MARV_1000T_CTRL = 0x09,/* 16 bit r/w 1000Base-T Control Reg */
  994. PHY_MARV_1000T_STAT = 0x0a,/* 16 bit r/o 1000Base-T Status Reg */
  995. PHY_MARV_EXT_STAT = 0x0f,/* 16 bit r/o Extended Status Reg */
  996. PHY_MARV_PHY_CTRL = 0x10,/* 16 bit r/w PHY Specific Ctrl Reg */
  997. PHY_MARV_PHY_STAT = 0x11,/* 16 bit r/o PHY Specific Stat Reg */
  998. PHY_MARV_INT_MASK = 0x12,/* 16 bit r/w Interrupt Mask Reg */
  999. PHY_MARV_INT_STAT = 0x13,/* 16 bit r/o Interrupt Status Reg */
  1000. PHY_MARV_EXT_CTRL = 0x14,/* 16 bit r/w Ext. PHY Specific Ctrl */
  1001. PHY_MARV_RXE_CNT = 0x15,/* 16 bit r/w Receive Error Counter */
  1002. PHY_MARV_EXT_ADR = 0x16,/* 16 bit r/w Ext. Ad. for Cable Diag. */
  1003. PHY_MARV_PORT_IRQ = 0x17,/* 16 bit r/o Port 0 IRQ (88E1111 only) */
  1004. PHY_MARV_LED_CTRL = 0x18,/* 16 bit r/w LED Control Reg */
  1005. PHY_MARV_LED_OVER = 0x19,/* 16 bit r/w Manual LED Override Reg */
  1006. PHY_MARV_EXT_CTRL_2 = 0x1a,/* 16 bit r/w Ext. PHY Specific Ctrl 2 */
  1007. PHY_MARV_EXT_P_STAT = 0x1b,/* 16 bit r/w Ext. PHY Spec. Stat Reg */
  1008. PHY_MARV_CABLE_DIAG = 0x1c,/* 16 bit r/o Cable Diagnostic Reg */
  1009. PHY_MARV_PAGE_ADDR = 0x1d,/* 16 bit r/w Extended Page Address Reg */
  1010. PHY_MARV_PAGE_DATA = 0x1e,/* 16 bit r/w Extended Page Data Reg */
  1011. /* for 10/100 Fast Ethernet PHY (88E3082 only) */
  1012. PHY_MARV_FE_LED_PAR = 0x16,/* 16 bit r/w LED Parallel Select Reg. */
  1013. PHY_MARV_FE_LED_SER = 0x17,/* 16 bit r/w LED Stream Select S. LED */
  1014. PHY_MARV_FE_VCT_TX = 0x1a,/* 16 bit r/w VCT Reg. for TXP/N Pins */
  1015. PHY_MARV_FE_VCT_RX = 0x1b,/* 16 bit r/o VCT Reg. for RXP/N Pins */
  1016. PHY_MARV_FE_SPEC_2 = 0x1c,/* 16 bit r/w Specific Control Reg. 2 */
  1017. };
  1018. enum {
  1019. PHY_CT_RESET = 1<<15, /* Bit 15: (sc) clear all PHY related regs */
  1020. PHY_CT_LOOP = 1<<14, /* Bit 14: enable Loopback over PHY */
  1021. PHY_CT_SPS_LSB = 1<<13, /* Bit 13: Speed select, lower bit */
  1022. PHY_CT_ANE = 1<<12, /* Bit 12: Auto-Negotiation Enabled */
  1023. PHY_CT_PDOWN = 1<<11, /* Bit 11: Power Down Mode */
  1024. PHY_CT_ISOL = 1<<10, /* Bit 10: Isolate Mode */
  1025. PHY_CT_RE_CFG = 1<<9, /* Bit 9: (sc) Restart Auto-Negotiation */
  1026. PHY_CT_DUP_MD = 1<<8, /* Bit 8: Duplex Mode */
  1027. PHY_CT_COL_TST = 1<<7, /* Bit 7: Collision Test enabled */
  1028. PHY_CT_SPS_MSB = 1<<6, /* Bit 6: Speed select, upper bit */
  1029. };
  1030. enum {
  1031. PHY_CT_SP1000 = PHY_CT_SPS_MSB, /* enable speed of 1000 Mbps */
  1032. PHY_CT_SP100 = PHY_CT_SPS_LSB, /* enable speed of 100 Mbps */
  1033. PHY_CT_SP10 = 0, /* enable speed of 10 Mbps */
  1034. };
  1035. enum {
  1036. PHY_ST_EXT_ST = 1<<8, /* Bit 8: Extended Status Present */
  1037. PHY_ST_PRE_SUP = 1<<6, /* Bit 6: Preamble Suppression */
  1038. PHY_ST_AN_OVER = 1<<5, /* Bit 5: Auto-Negotiation Over */
  1039. PHY_ST_REM_FLT = 1<<4, /* Bit 4: Remote Fault Condition Occurred */
  1040. PHY_ST_AN_CAP = 1<<3, /* Bit 3: Auto-Negotiation Capability */
  1041. PHY_ST_LSYNC = 1<<2, /* Bit 2: Link Synchronized */
  1042. PHY_ST_JAB_DET = 1<<1, /* Bit 1: Jabber Detected */
  1043. PHY_ST_EXT_REG = 1<<0, /* Bit 0: Extended Register available */
  1044. };
  1045. enum {
  1046. PHY_I1_OUI_MSK = 0x3f<<10, /* Bit 15..10: Organization Unique ID */
  1047. PHY_I1_MOD_NUM = 0x3f<<4, /* Bit 9.. 4: Model Number */
  1048. PHY_I1_REV_MSK = 0xf, /* Bit 3.. 0: Revision Number */
  1049. };
  1050. /* different Marvell PHY Ids */
  1051. enum {
  1052. PHY_MARV_ID0_VAL= 0x0141, /* Marvell Unique Identifier */
  1053. PHY_BCOM_ID1_A1 = 0x6041,
  1054. PHY_BCOM_ID1_B2 = 0x6043,
  1055. PHY_BCOM_ID1_C0 = 0x6044,
  1056. PHY_BCOM_ID1_C5 = 0x6047,
  1057. PHY_MARV_ID1_B0 = 0x0C23, /* Yukon (PHY 88E1011) */
  1058. PHY_MARV_ID1_B2 = 0x0C25, /* Yukon-Plus (PHY 88E1011) */
  1059. PHY_MARV_ID1_C2 = 0x0CC2, /* Yukon-EC (PHY 88E1111) */
  1060. PHY_MARV_ID1_Y2 = 0x0C91, /* Yukon-2 (PHY 88E1112) */
  1061. PHY_MARV_ID1_FE = 0x0C83, /* Yukon-FE (PHY 88E3082 Rev.A1) */
  1062. PHY_MARV_ID1_ECU= 0x0CB0, /* Yukon-ECU (PHY 88E1149 Rev.B2?) */
  1063. };
  1064. /* Advertisement register bits */
  1065. enum {
  1066. PHY_AN_NXT_PG = 1<<15, /* Bit 15: Request Next Page */
  1067. PHY_AN_ACK = 1<<14, /* Bit 14: (ro) Acknowledge Received */
  1068. PHY_AN_RF = 1<<13, /* Bit 13: Remote Fault Bits */
  1069. PHY_AN_PAUSE_ASYM = 1<<11,/* Bit 11: Try for asymmetric */
  1070. PHY_AN_PAUSE_CAP = 1<<10, /* Bit 10: Try for pause */
  1071. PHY_AN_100BASE4 = 1<<9, /* Bit 9: Try for 100mbps 4k packets */
  1072. PHY_AN_100FULL = 1<<8, /* Bit 8: Try for 100mbps full-duplex */
  1073. PHY_AN_100HALF = 1<<7, /* Bit 7: Try for 100mbps half-duplex */
  1074. PHY_AN_10FULL = 1<<6, /* Bit 6: Try for 10mbps full-duplex */
  1075. PHY_AN_10HALF = 1<<5, /* Bit 5: Try for 10mbps half-duplex */
  1076. PHY_AN_CSMA = 1<<0, /* Bit 0: Only selector supported */
  1077. PHY_AN_SEL = 0x1f, /* Bit 4..0: Selector Field, 00001=Ethernet*/
  1078. PHY_AN_FULL = PHY_AN_100FULL | PHY_AN_10FULL | PHY_AN_CSMA,
  1079. PHY_AN_ALL = PHY_AN_10HALF | PHY_AN_10FULL |
  1080. PHY_AN_100HALF | PHY_AN_100FULL,
  1081. };
  1082. /***** PHY_BCOM_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
  1083. /***** PHY_MARV_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
  1084. enum {
  1085. PHY_B_1000S_MSF = 1<<15, /* Bit 15: Master/Slave Fault */
  1086. PHY_B_1000S_MSR = 1<<14, /* B…