PageRenderTime 69ms CodeModel.GetById 28ms RepoModel.GetById 1ms app.codeStats 0ms

/linux-2.6.33/kernel/linux-2.6.33/drivers/pcmcia/pd6729.c

https://bitbucket.org/microcreat/cortexm_uclinux
C | 813 lines | 601 code | 140 blank | 72 comment | 100 complexity | 91594427b0e74e39902a989f22b20c18 MD5 | raw file
Possible License(s): GPL-2.0, LGPL-2.0, AGPL-1.0
  1. /*
  2. * Driver for the Cirrus PD6729 PCI-PCMCIA bridge.
  3. *
  4. * Based on the i82092.c driver.
  5. *
  6. * This software may be used and distributed according to the terms of
  7. * the GNU General Public License, incorporated herein by reference.
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/module.h>
  11. #include <linux/pci.h>
  12. #include <linux/init.h>
  13. #include <linux/workqueue.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/device.h>
  16. #include <pcmcia/cs_types.h>
  17. #include <pcmcia/ss.h>
  18. #include <pcmcia/cs.h>
  19. #include <asm/system.h>
  20. #include <asm/io.h>
  21. #include "pd6729.h"
  22. #include "i82365.h"
  23. #include "cirrus.h"
  24. MODULE_LICENSE("GPL");
  25. MODULE_DESCRIPTION("Driver for the Cirrus PD6729 PCI-PCMCIA bridge");
  26. MODULE_AUTHOR("Jun Komuro <komurojun-mbn@nifty.com>");
  27. #define MAX_SOCKETS 2
  28. /*
  29. * simple helper functions
  30. * External clock time, in nanoseconds. 120 ns = 8.33 MHz
  31. */
  32. #define to_cycles(ns) ((ns)/120)
  33. #ifndef NO_IRQ
  34. #define NO_IRQ ((unsigned int)(0))
  35. #endif
  36. /*
  37. * PARAMETERS
  38. * irq_mode=n
  39. * Specifies the interrupt delivery mode. The default (1) is to use PCI
  40. * interrupts; a value of 0 selects ISA interrupts. This must be set for
  41. * correct operation of PCI card readers.
  42. *
  43. * irq_list=i,j,...
  44. * This list limits the set of interrupts that can be used by PCMCIA
  45. * cards.
  46. * The default list is 3,4,5,7,9,10,11.
  47. * (irq_list parameter is not used, if irq_mode = 1)
  48. */
  49. static int irq_mode = 1; /* 0 = ISA interrupt, 1 = PCI interrupt */
  50. static int irq_list[16];
  51. static unsigned int irq_list_count = 0;
  52. module_param(irq_mode, int, 0444);
  53. module_param_array(irq_list, int, &irq_list_count, 0444);
  54. MODULE_PARM_DESC(irq_mode,
  55. "interrupt delivery mode. 0 = ISA, 1 = PCI. default is 1");
  56. MODULE_PARM_DESC(irq_list, "interrupts that can be used by PCMCIA cards");
  57. static DEFINE_SPINLOCK(port_lock);
  58. /* basic value read/write functions */
  59. static unsigned char indirect_read(struct pd6729_socket *socket,
  60. unsigned short reg)
  61. {
  62. unsigned long port;
  63. unsigned char val;
  64. unsigned long flags;
  65. spin_lock_irqsave(&port_lock, flags);
  66. reg += socket->number * 0x40;
  67. port = socket->io_base;
  68. outb(reg, port);
  69. val = inb(port + 1);
  70. spin_unlock_irqrestore(&port_lock, flags);
  71. return val;
  72. }
  73. static unsigned short indirect_read16(struct pd6729_socket *socket,
  74. unsigned short reg)
  75. {
  76. unsigned long port;
  77. unsigned short tmp;
  78. unsigned long flags;
  79. spin_lock_irqsave(&port_lock, flags);
  80. reg = reg + socket->number * 0x40;
  81. port = socket->io_base;
  82. outb(reg, port);
  83. tmp = inb(port + 1);
  84. reg++;
  85. outb(reg, port);
  86. tmp = tmp | (inb(port + 1) << 8);
  87. spin_unlock_irqrestore(&port_lock, flags);
  88. return tmp;
  89. }
  90. static void indirect_write(struct pd6729_socket *socket, unsigned short reg,
  91. unsigned char value)
  92. {
  93. unsigned long port;
  94. unsigned long flags;
  95. spin_lock_irqsave(&port_lock, flags);
  96. reg = reg + socket->number * 0x40;
  97. port = socket->io_base;
  98. outb(reg, port);
  99. outb(value, port + 1);
  100. spin_unlock_irqrestore(&port_lock, flags);
  101. }
  102. static void indirect_setbit(struct pd6729_socket *socket, unsigned short reg,
  103. unsigned char mask)
  104. {
  105. unsigned long port;
  106. unsigned char val;
  107. unsigned long flags;
  108. spin_lock_irqsave(&port_lock, flags);
  109. reg = reg + socket->number * 0x40;
  110. port = socket->io_base;
  111. outb(reg, port);
  112. val = inb(port + 1);
  113. val |= mask;
  114. outb(reg, port);
  115. outb(val, port + 1);
  116. spin_unlock_irqrestore(&port_lock, flags);
  117. }
  118. static void indirect_resetbit(struct pd6729_socket *socket, unsigned short reg,
  119. unsigned char mask)
  120. {
  121. unsigned long port;
  122. unsigned char val;
  123. unsigned long flags;
  124. spin_lock_irqsave(&port_lock, flags);
  125. reg = reg + socket->number * 0x40;
  126. port = socket->io_base;
  127. outb(reg, port);
  128. val = inb(port + 1);
  129. val &= ~mask;
  130. outb(reg, port);
  131. outb(val, port + 1);
  132. spin_unlock_irqrestore(&port_lock, flags);
  133. }
  134. static void indirect_write16(struct pd6729_socket *socket, unsigned short reg,
  135. unsigned short value)
  136. {
  137. unsigned long port;
  138. unsigned char val;
  139. unsigned long flags;
  140. spin_lock_irqsave(&port_lock, flags);
  141. reg = reg + socket->number * 0x40;
  142. port = socket->io_base;
  143. outb(reg, port);
  144. val = value & 255;
  145. outb(val, port + 1);
  146. reg++;
  147. outb(reg, port);
  148. val = value >> 8;
  149. outb(val, port + 1);
  150. spin_unlock_irqrestore(&port_lock, flags);
  151. }
  152. /* Interrupt handler functionality */
  153. static irqreturn_t pd6729_interrupt(int irq, void *dev)
  154. {
  155. struct pd6729_socket *socket = (struct pd6729_socket *)dev;
  156. int i;
  157. int loopcount = 0;
  158. int handled = 0;
  159. unsigned int events, active = 0;
  160. while (1) {
  161. loopcount++;
  162. if (loopcount > 20) {
  163. printk(KERN_ERR "pd6729: infinite eventloop "
  164. "in interrupt\n");
  165. break;
  166. }
  167. active = 0;
  168. for (i = 0; i < MAX_SOCKETS; i++) {
  169. unsigned int csc;
  170. /* card status change register */
  171. csc = indirect_read(&socket[i], I365_CSC);
  172. if (csc == 0) /* no events on this socket */
  173. continue;
  174. handled = 1;
  175. events = 0;
  176. if (csc & I365_CSC_DETECT) {
  177. events |= SS_DETECT;
  178. dev_vdbg(&socket[i].socket.dev,
  179. "Card detected in socket %i!\n", i);
  180. }
  181. if (indirect_read(&socket[i], I365_INTCTL)
  182. & I365_PC_IOCARD) {
  183. /* For IO/CARDS, bit 0 means "read the card" */
  184. events |= (csc & I365_CSC_STSCHG)
  185. ? SS_STSCHG : 0;
  186. } else {
  187. /* Check for battery/ready events */
  188. events |= (csc & I365_CSC_BVD1)
  189. ? SS_BATDEAD : 0;
  190. events |= (csc & I365_CSC_BVD2)
  191. ? SS_BATWARN : 0;
  192. events |= (csc & I365_CSC_READY)
  193. ? SS_READY : 0;
  194. }
  195. if (events) {
  196. pcmcia_parse_events(&socket[i].socket, events);
  197. }
  198. active |= events;
  199. }
  200. if (active == 0) /* no more events to handle */
  201. break;
  202. }
  203. return IRQ_RETVAL(handled);
  204. }
  205. /* socket functions */
  206. static void pd6729_interrupt_wrapper(unsigned long data)
  207. {
  208. struct pd6729_socket *socket = (struct pd6729_socket *) data;
  209. pd6729_interrupt(0, (void *)socket);
  210. mod_timer(&socket->poll_timer, jiffies + HZ);
  211. }
  212. static int pd6729_get_status(struct pcmcia_socket *sock, u_int *value)
  213. {
  214. struct pd6729_socket *socket
  215. = container_of(sock, struct pd6729_socket, socket);
  216. unsigned int status;
  217. unsigned int data;
  218. struct pd6729_socket *t;
  219. /* Interface Status Register */
  220. status = indirect_read(socket, I365_STATUS);
  221. *value = 0;
  222. if ((status & I365_CS_DETECT) == I365_CS_DETECT) {
  223. *value |= SS_DETECT;
  224. }
  225. /*
  226. * IO cards have a different meaning of bits 0,1
  227. * Also notice the inverse-logic on the bits
  228. */
  229. if (indirect_read(socket, I365_INTCTL) & I365_PC_IOCARD) {
  230. /* IO card */
  231. if (!(status & I365_CS_STSCHG))
  232. *value |= SS_STSCHG;
  233. } else {
  234. /* non I/O card */
  235. if (!(status & I365_CS_BVD1))
  236. *value |= SS_BATDEAD;
  237. if (!(status & I365_CS_BVD2))
  238. *value |= SS_BATWARN;
  239. }
  240. if (status & I365_CS_WRPROT)
  241. *value |= SS_WRPROT; /* card is write protected */
  242. if (status & I365_CS_READY)
  243. *value |= SS_READY; /* card is not busy */
  244. if (status & I365_CS_POWERON)
  245. *value |= SS_POWERON; /* power is applied to the card */
  246. t = (socket->number) ? socket : socket + 1;
  247. indirect_write(t, PD67_EXT_INDEX, PD67_EXTERN_DATA);
  248. data = indirect_read16(t, PD67_EXT_DATA);
  249. *value |= (data & PD67_EXD_VS1(socket->number)) ? 0 : SS_3VCARD;
  250. return 0;
  251. }
  252. static int pd6729_set_socket(struct pcmcia_socket *sock, socket_state_t *state)
  253. {
  254. struct pd6729_socket *socket
  255. = container_of(sock, struct pd6729_socket, socket);
  256. unsigned char reg, data;
  257. /* First, set the global controller options */
  258. indirect_write(socket, I365_GBLCTL, 0x00);
  259. indirect_write(socket, I365_GENCTL, 0x00);
  260. /* Values for the IGENC register */
  261. socket->card_irq = state->io_irq;
  262. reg = 0;
  263. /* The reset bit has "inverse" logic */
  264. if (!(state->flags & SS_RESET))
  265. reg |= I365_PC_RESET;
  266. if (state->flags & SS_IOCARD)
  267. reg |= I365_PC_IOCARD;
  268. /* IGENC, Interrupt and General Control Register */
  269. indirect_write(socket, I365_INTCTL, reg);
  270. /* Power registers */
  271. reg = I365_PWR_NORESET; /* default: disable resetdrv on resume */
  272. if (state->flags & SS_PWR_AUTO) {
  273. dev_dbg(&sock->dev, "Auto power\n");
  274. reg |= I365_PWR_AUTO; /* automatic power mngmnt */
  275. }
  276. if (state->flags & SS_OUTPUT_ENA) {
  277. dev_dbg(&sock->dev, "Power Enabled\n");
  278. reg |= I365_PWR_OUT; /* enable power */
  279. }
  280. switch (state->Vcc) {
  281. case 0:
  282. break;
  283. case 33:
  284. dev_dbg(&sock->dev,
  285. "setting voltage to Vcc to 3.3V on socket %i\n",
  286. socket->number);
  287. reg |= I365_VCC_5V;
  288. indirect_setbit(socket, PD67_MISC_CTL_1, PD67_MC1_VCC_3V);
  289. break;
  290. case 50:
  291. dev_dbg(&sock->dev,
  292. "setting voltage to Vcc to 5V on socket %i\n",
  293. socket->number);
  294. reg |= I365_VCC_5V;
  295. indirect_resetbit(socket, PD67_MISC_CTL_1, PD67_MC1_VCC_3V);
  296. break;
  297. default:
  298. dev_dbg(&sock->dev,
  299. "pd6729_set_socket called with invalid VCC power "
  300. "value: %i\n", state->Vcc);
  301. return -EINVAL;
  302. }
  303. switch (state->Vpp) {
  304. case 0:
  305. dev_dbg(&sock->dev, "not setting Vpp on socket %i\n",
  306. socket->number);
  307. break;
  308. case 33:
  309. case 50:
  310. dev_dbg(&sock->dev, "setting Vpp to Vcc for socket %i\n",
  311. socket->number);
  312. reg |= I365_VPP1_5V;
  313. break;
  314. case 120:
  315. dev_dbg(&sock->dev, "setting Vpp to 12.0\n");
  316. reg |= I365_VPP1_12V;
  317. break;
  318. default:
  319. dev_dbg(&sock->dev, "pd6729: pd6729_set_socket called with "
  320. "invalid VPP power value: %i\n", state->Vpp);
  321. return -EINVAL;
  322. }
  323. /* only write if changed */
  324. if (reg != indirect_read(socket, I365_POWER))
  325. indirect_write(socket, I365_POWER, reg);
  326. if (irq_mode == 1) {
  327. /* all interrupts are to be done as PCI interrupts */
  328. data = PD67_EC1_INV_MGMT_IRQ | PD67_EC1_INV_CARD_IRQ;
  329. } else
  330. data = 0;
  331. indirect_write(socket, PD67_EXT_INDEX, PD67_EXT_CTL_1);
  332. indirect_write(socket, PD67_EXT_DATA, data);
  333. /* Enable specific interrupt events */
  334. reg = 0x00;
  335. if (state->csc_mask & SS_DETECT) {
  336. reg |= I365_CSC_DETECT;
  337. }
  338. if (state->flags & SS_IOCARD) {
  339. if (state->csc_mask & SS_STSCHG)
  340. reg |= I365_CSC_STSCHG;
  341. } else {
  342. if (state->csc_mask & SS_BATDEAD)
  343. reg |= I365_CSC_BVD1;
  344. if (state->csc_mask & SS_BATWARN)
  345. reg |= I365_CSC_BVD2;
  346. if (state->csc_mask & SS_READY)
  347. reg |= I365_CSC_READY;
  348. }
  349. if (irq_mode == 1)
  350. reg |= 0x30; /* management IRQ: PCI INTA# = "irq 3" */
  351. indirect_write(socket, I365_CSCINT, reg);
  352. reg = indirect_read(socket, I365_INTCTL);
  353. if (irq_mode == 1)
  354. reg |= 0x03; /* card IRQ: PCI INTA# = "irq 3" */
  355. else
  356. reg |= socket->card_irq;
  357. indirect_write(socket, I365_INTCTL, reg);
  358. /* now clear the (probably bogus) pending stuff by doing a dummy read */
  359. (void)indirect_read(socket, I365_CSC);
  360. return 0;
  361. }
  362. static int pd6729_set_io_map(struct pcmcia_socket *sock,
  363. struct pccard_io_map *io)
  364. {
  365. struct pd6729_socket *socket
  366. = container_of(sock, struct pd6729_socket, socket);
  367. unsigned char map, ioctl;
  368. map = io->map;
  369. /* Check error conditions */
  370. if (map > 1) {
  371. dev_dbg(&sock->dev, "pd6729_set_io_map with invalid map\n");
  372. return -EINVAL;
  373. }
  374. /* Turn off the window before changing anything */
  375. if (indirect_read(socket, I365_ADDRWIN) & I365_ENA_IO(map))
  376. indirect_resetbit(socket, I365_ADDRWIN, I365_ENA_IO(map));
  377. /* dev_dbg(&sock->dev, "set_io_map: Setting range to %x - %x\n",
  378. io->start, io->stop);*/
  379. /* write the new values */
  380. indirect_write16(socket, I365_IO(map)+I365_W_START, io->start);
  381. indirect_write16(socket, I365_IO(map)+I365_W_STOP, io->stop);
  382. ioctl = indirect_read(socket, I365_IOCTL) & ~I365_IOCTL_MASK(map);
  383. if (io->flags & MAP_0WS) ioctl |= I365_IOCTL_0WS(map);
  384. if (io->flags & MAP_16BIT) ioctl |= I365_IOCTL_16BIT(map);
  385. if (io->flags & MAP_AUTOSZ) ioctl |= I365_IOCTL_IOCS16(map);
  386. indirect_write(socket, I365_IOCTL, ioctl);
  387. /* Turn the window back on if needed */
  388. if (io->flags & MAP_ACTIVE)
  389. indirect_setbit(socket, I365_ADDRWIN, I365_ENA_IO(map));
  390. return 0;
  391. }
  392. static int pd6729_set_mem_map(struct pcmcia_socket *sock,
  393. struct pccard_mem_map *mem)
  394. {
  395. struct pd6729_socket *socket
  396. = container_of(sock, struct pd6729_socket, socket);
  397. unsigned short base, i;
  398. unsigned char map;
  399. map = mem->map;
  400. if (map > 4) {
  401. dev_warn(&sock->dev, "invalid map requested\n");
  402. return -EINVAL;
  403. }
  404. if ((mem->res->start > mem->res->end) || (mem->speed > 1000)) {
  405. dev_warn(&sock->dev, "invalid invalid address / speed\n");
  406. return -EINVAL;
  407. }
  408. /* Turn off the window before changing anything */
  409. if (indirect_read(socket, I365_ADDRWIN) & I365_ENA_MEM(map))
  410. indirect_resetbit(socket, I365_ADDRWIN, I365_ENA_MEM(map));
  411. /* write the start address */
  412. base = I365_MEM(map);
  413. i = (mem->res->start >> 12) & 0x0fff;
  414. if (mem->flags & MAP_16BIT)
  415. i |= I365_MEM_16BIT;
  416. if (mem->flags & MAP_0WS)
  417. i |= I365_MEM_0WS;
  418. indirect_write16(socket, base + I365_W_START, i);
  419. /* write the stop address */
  420. i= (mem->res->end >> 12) & 0x0fff;
  421. switch (to_cycles(mem->speed)) {
  422. case 0:
  423. break;
  424. case 1:
  425. i |= I365_MEM_WS0;
  426. break;
  427. case 2:
  428. i |= I365_MEM_WS1;
  429. break;
  430. default:
  431. i |= I365_MEM_WS1 | I365_MEM_WS0;
  432. break;
  433. }
  434. indirect_write16(socket, base + I365_W_STOP, i);
  435. /* Take care of high byte */
  436. indirect_write(socket, PD67_EXT_INDEX, PD67_MEM_PAGE(map));
  437. indirect_write(socket, PD67_EXT_DATA, mem->res->start >> 24);
  438. /* card start */
  439. i = ((mem->card_start - mem->res->start) >> 12) & 0x3fff;
  440. if (mem->flags & MAP_WRPROT)
  441. i |= I365_MEM_WRPROT;
  442. if (mem->flags & MAP_ATTRIB) {
  443. /* dev_dbg(&sock->dev, "requesting attribute memory for "
  444. "socket %i\n", socket->number);*/
  445. i |= I365_MEM_REG;
  446. } else {
  447. /* dev_dbg(&sock->dev, "requesting normal memory for "
  448. "socket %i\n", socket->number);*/
  449. }
  450. indirect_write16(socket, base + I365_W_OFF, i);
  451. /* Enable the window if necessary */
  452. if (mem->flags & MAP_ACTIVE)
  453. indirect_setbit(socket, I365_ADDRWIN, I365_ENA_MEM(map));
  454. return 0;
  455. }
  456. static int pd6729_init(struct pcmcia_socket *sock)
  457. {
  458. int i;
  459. struct resource res = { .end = 0x0fff };
  460. pccard_io_map io = { 0, 0, 0, 0, 1 };
  461. pccard_mem_map mem = { .res = &res, };
  462. pd6729_set_socket(sock, &dead_socket);
  463. for (i = 0; i < 2; i++) {
  464. io.map = i;
  465. pd6729_set_io_map(sock, &io);
  466. }
  467. for (i = 0; i < 5; i++) {
  468. mem.map = i;
  469. pd6729_set_mem_map(sock, &mem);
  470. }
  471. return 0;
  472. }
  473. /* the pccard structure and its functions */
  474. static struct pccard_operations pd6729_operations = {
  475. .init = pd6729_init,
  476. .get_status = pd6729_get_status,
  477. .set_socket = pd6729_set_socket,
  478. .set_io_map = pd6729_set_io_map,
  479. .set_mem_map = pd6729_set_mem_map,
  480. };
  481. static irqreturn_t pd6729_test(int irq, void *dev)
  482. {
  483. pr_devel("-> hit on irq %d\n", irq);
  484. return IRQ_HANDLED;
  485. }
  486. static int pd6729_check_irq(int irq)
  487. {
  488. if (request_irq(irq, pd6729_test, IRQF_PROBE_SHARED, "x", pd6729_test)
  489. != 0) return -1;
  490. free_irq(irq, pd6729_test);
  491. return 0;
  492. }
  493. static u_int __devinit pd6729_isa_scan(void)
  494. {
  495. u_int mask0, mask = 0;
  496. int i;
  497. if (irq_mode == 1) {
  498. printk(KERN_INFO "pd6729: PCI card interrupts, "
  499. "PCI status changes\n");
  500. return 0;
  501. }
  502. if (irq_list_count == 0)
  503. mask0 = 0xffff;
  504. else
  505. for (i = mask0 = 0; i < irq_list_count; i++)
  506. mask0 |= (1<<irq_list[i]);
  507. mask0 &= PD67_MASK;
  508. /* just find interrupts that aren't in use */
  509. for (i = 0; i < 16; i++)
  510. if ((mask0 & (1 << i)) && (pd6729_check_irq(i) == 0))
  511. mask |= (1 << i);
  512. printk(KERN_INFO "pd6729: ISA irqs = ");
  513. for (i = 0; i < 16; i++)
  514. if (mask & (1<<i))
  515. printk("%s%d", ((mask & ((1<<i)-1)) ? "," : ""), i);
  516. if (mask == 0) printk("none!");
  517. printk(" polling status changes.\n");
  518. return mask;
  519. }
  520. static int __devinit pd6729_pci_probe(struct pci_dev *dev,
  521. const struct pci_device_id *id)
  522. {
  523. int i, j, ret;
  524. u_int mask;
  525. char configbyte;
  526. struct pd6729_socket *socket;
  527. socket = kzalloc(sizeof(struct pd6729_socket) * MAX_SOCKETS,
  528. GFP_KERNEL);
  529. if (!socket)
  530. return -ENOMEM;
  531. if ((ret = pci_enable_device(dev)))
  532. goto err_out_free_mem;
  533. if (!pci_resource_start(dev, 0)) {
  534. dev_warn(&dev->dev, "refusing to load the driver as the "
  535. "io_base is NULL.\n");
  536. goto err_out_free_mem;
  537. }
  538. dev_info(&dev->dev, "Cirrus PD6729 PCI to PCMCIA Bridge at 0x%llx "
  539. "on irq %d\n",
  540. (unsigned long long)pci_resource_start(dev, 0), dev->irq);
  541. /*
  542. * Since we have no memory BARs some firmware may not
  543. * have had PCI_COMMAND_MEMORY enabled, yet the device needs it.
  544. */
  545. pci_read_config_byte(dev, PCI_COMMAND, &configbyte);
  546. if (!(configbyte & PCI_COMMAND_MEMORY)) {
  547. dev_dbg(&dev->dev, "pd6729: Enabling PCI_COMMAND_MEMORY.\n");
  548. configbyte |= PCI_COMMAND_MEMORY;
  549. pci_write_config_byte(dev, PCI_COMMAND, configbyte);
  550. }
  551. ret = pci_request_regions(dev, "pd6729");
  552. if (ret) {
  553. dev_warn(&dev->dev, "pci request region failed.\n");
  554. goto err_out_disable;
  555. }
  556. if (dev->irq == NO_IRQ)
  557. irq_mode = 0; /* fall back to ISA interrupt mode */
  558. mask = pd6729_isa_scan();
  559. if (irq_mode == 0 && mask == 0) {
  560. dev_warn(&dev->dev, "no ISA interrupt is available.\n");
  561. goto err_out_free_res;
  562. }
  563. for (i = 0; i < MAX_SOCKETS; i++) {
  564. socket[i].io_base = pci_resource_start(dev, 0);
  565. socket[i].socket.features |= SS_CAP_PAGE_REGS | SS_CAP_PCCARD;
  566. socket[i].socket.map_size = 0x1000;
  567. socket[i].socket.irq_mask = mask;
  568. socket[i].socket.pci_irq = dev->irq;
  569. socket[i].socket.owner = THIS_MODULE;
  570. socket[i].number = i;
  571. socket[i].socket.ops = &pd6729_operations;
  572. socket[i].socket.resource_ops = &pccard_nonstatic_ops;
  573. socket[i].socket.dev.parent = &dev->dev;
  574. socket[i].socket.driver_data = &socket[i];
  575. }
  576. pci_set_drvdata(dev, socket);
  577. if (irq_mode == 1) {
  578. /* Register the interrupt handler */
  579. if ((ret = request_irq(dev->irq, pd6729_interrupt, IRQF_SHARED,
  580. "pd6729", socket))) {
  581. dev_err(&dev->dev, "Failed to register irq %d\n",
  582. dev->irq);
  583. goto err_out_free_res;
  584. }
  585. } else {
  586. /* poll Card status change */
  587. init_timer(&socket->poll_timer);
  588. socket->poll_timer.function = pd6729_interrupt_wrapper;
  589. socket->poll_timer.data = (unsigned long)socket;
  590. socket->poll_timer.expires = jiffies + HZ;
  591. add_timer(&socket->poll_timer);
  592. }
  593. for (i = 0; i < MAX_SOCKETS; i++) {
  594. ret = pcmcia_register_socket(&socket[i].socket);
  595. if (ret) {
  596. dev_warn(&dev->dev, "pcmcia_register_socket failed.\n");
  597. for (j = 0; j < i ; j++)
  598. pcmcia_unregister_socket(&socket[j].socket);
  599. goto err_out_free_res2;
  600. }
  601. }
  602. return 0;
  603. err_out_free_res2:
  604. if (irq_mode == 1)
  605. free_irq(dev->irq, socket);
  606. else
  607. del_timer_sync(&socket->poll_timer);
  608. err_out_free_res:
  609. pci_release_regions(dev);
  610. err_out_disable:
  611. pci_disable_device(dev);
  612. err_out_free_mem:
  613. kfree(socket);
  614. return ret;
  615. }
  616. static void __devexit pd6729_pci_remove(struct pci_dev *dev)
  617. {
  618. int i;
  619. struct pd6729_socket *socket = pci_get_drvdata(dev);
  620. for (i = 0; i < MAX_SOCKETS; i++) {
  621. /* Turn off all interrupt sources */
  622. indirect_write(&socket[i], I365_CSCINT, 0);
  623. indirect_write(&socket[i], I365_INTCTL, 0);
  624. pcmcia_unregister_socket(&socket[i].socket);
  625. }
  626. if (irq_mode == 1)
  627. free_irq(dev->irq, socket);
  628. else
  629. del_timer_sync(&socket->poll_timer);
  630. pci_release_regions(dev);
  631. pci_disable_device(dev);
  632. kfree(socket);
  633. }
  634. #ifdef CONFIG_PM
  635. static int pd6729_socket_suspend(struct pci_dev *dev, pm_message_t state)
  636. {
  637. return pcmcia_socket_dev_suspend(&dev->dev);
  638. }
  639. static int pd6729_socket_resume(struct pci_dev *dev)
  640. {
  641. return pcmcia_socket_dev_resume(&dev->dev);
  642. }
  643. #endif
  644. static struct pci_device_id pd6729_pci_ids[] = {
  645. {
  646. .vendor = PCI_VENDOR_ID_CIRRUS,
  647. .device = PCI_DEVICE_ID_CIRRUS_6729,
  648. .subvendor = PCI_ANY_ID,
  649. .subdevice = PCI_ANY_ID,
  650. },
  651. { }
  652. };
  653. MODULE_DEVICE_TABLE(pci, pd6729_pci_ids);
  654. static struct pci_driver pd6729_pci_driver = {
  655. .name = "pd6729",
  656. .id_table = pd6729_pci_ids,
  657. .probe = pd6729_pci_probe,
  658. .remove = __devexit_p(pd6729_pci_remove),
  659. #ifdef CONFIG_PM
  660. .suspend = pd6729_socket_suspend,
  661. .resume = pd6729_socket_resume,
  662. #endif
  663. };
  664. static int pd6729_module_init(void)
  665. {
  666. return pci_register_driver(&pd6729_pci_driver);
  667. }
  668. static void pd6729_module_exit(void)
  669. {
  670. pci_unregister_driver(&pd6729_pci_driver);
  671. }
  672. module_init(pd6729_module_init);
  673. module_exit(pd6729_module_exit);