/arch/ppc/boot/simple/rw4/rw4_init.S

 1#define VESTA
 2#include "ppc_40x.h"
 3#
 4        .align 2
 5        .text
 6#
 7# added by linguohui
 8        .extern   initb_ebiu0, initb_config, hdw_init_finish
 9        .extern   initb_hsmc0, initb_hsmc1, initb_cache
10# end added
11       .globl    HdwInit
12#
13HdwInit:
14#
15#-----------------------------------------------------------------------*
16# If we are not executing from the FLASH get out                        *
17#-----------------------------------------------------------------------*
18# SAW keep this or comment out a la Hawthorne?
19# r3 contains NIP when used with Linux
20#        rlwinm r28, r3, 8, 24, 31    # if MSB == 0xFF -> FLASH address
21#        cmpwi  r28, 0xff
22#        bne    locn01
23#
24#
25#------------------------------------------------------------------------
26# Init_cpu. Bank registers are setup for the IBM STB.
27#------------------------------------------------------------------------
28#
29# Setup processor core clock to be driven off chip.  This is GPI4 bit
30# twenty.  Setup Open Drain, Output Select, Three-State Control,  and
31# Three-State Select registers.
32#
33
34
35        pb0pesr  =        0x054
36        pb0pear  =        0x056
37
38	mflr	r30
39
40#-----------------------------------------------------------------------------
41# Vectors will be at 0x1F000000
42# Dummy Machine check handler just does RFI before true handler gets installed
43#-----------------------------------------------------------------------------
44#if 1  /* xuwentao added*/
45#ifdef SDRAM16MB
46         lis     r10,0x0000
47	addi 	r10,r10,0x0000
48#else
49        lis      r10,0x1F00
50	addi	r10,r10,0x0000
51#endif
52
53        mtspr   evpr,r10              #EVPR: 0x0 or 0x1f000000 depending
54        isync                         # on SDRAM memory model used.
55
56        lis     r10,0xFFFF                # clear PB0_PESR because some
57        ori    r10,r10,0xFFFF            #  transitions from flash,changed by linguohui
58        mtdcr   pb0pesr,r10               #  to load RAM image via RiscWatch
59        lis     r10,0x0000                #  cause PB0_PESR machine checks
60        mtdcr   pb0pear,r10
61        addis   r10,r10,0x0000            # clear the
62        mtxer   r10                       #           XER just in case...
63#endif /* xuwentao*/
64
65        bl      initb_ebiu0                      # init EBIU
66
67        bl      initb_config                     # config PPC and board
68
69
70
71
72#------------------------------------------------------------------------
73# EVPR  setup moved to top of this function.
74#------------------------------------------------------------------------
75#
76	mtlr	r30
77	blr
78        .end