/runtime/config/x86/os-fence.h

https://gitlab.com/wustl-pctg-pub/cilkplus-rts · C Header · 83 lines · 11 code · 3 blank · 69 comment · 5 complexity · 6a712e6577a0034499f0125b622a48b4 MD5 · raw file

  1. /* os.h -*-C++-*-
  2. *
  3. *************************************************************************
  4. *
  5. * Copyright (C) 2009-2015, Intel Corporation
  6. * All rights reserved.
  7. *
  8. * Redistribution and use in source and binary forms, with or without
  9. * modification, are permitted provided that the following conditions
  10. * are met:
  11. *
  12. * * Redistributions of source code must retain the above copyright
  13. * notice, this list of conditions and the following disclaimer.
  14. * * Redistributions in binary form must reproduce the above copyright
  15. * notice, this list of conditions and the following disclaimer in
  16. * the documentation and/or other materials provided with the
  17. * distribution.
  18. * * Neither the name of Intel Corporation nor the names of its
  19. * contributors may be used to endorse or promote products derived
  20. * from this software without specific prior written permission.
  21. *
  22. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  23. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  24. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  25. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  26. * HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  27. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  28. * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
  29. * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
  30. * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  31. * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  32. * WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  33. * POSSIBILITY OF SUCH DAMAGE.
  34. *
  35. * *********************************************************************
  36. *
  37. * PLEASE NOTE: This file is a downstream copy of a file mainitained in
  38. * a repository at cilkplus.org. Changes made to this file that are not
  39. * submitted through the contribution process detailed at
  40. * http://www.cilkplus.org/submit-cilk-contribution will be lost the next
  41. * time that a new version is released. Changes only submitted to the
  42. * GNU compiler collection or posted to the git repository at
  43. * https://bitbucket.org/intelcilkplusruntime/itnel-cilk-runtime.git are
  44. * not tracked.
  45. *
  46. * We welcome your contributions to this open source project. Thank you
  47. * for your assistance in helping us improve Cilk Plus.
  48. **************************************************************************/
  49. /* gcc before 4.4 does not implement __sync_synchronize properly */
  50. #if (__ICC >= 1110 && !(__MIC__ || __MIC2__)) \
  51. || (!defined __ICC && __GNUC__ * 10 + __GNUC_MINOR__ > 43)
  52. # define HAVE_SYNC_INTRINSICS 1
  53. #endif
  54. /*
  55. * void __cilkrts_fence(void)
  56. *
  57. * Executes an MFENCE instruction to serialize all load and store instructions
  58. * that were issued prior the MFENCE instruction. This serializing operation
  59. * guarantees that every load and store instruction that precedes the MFENCE
  60. * instruction is globally visible before any load or store instruction that
  61. * follows the MFENCE instruction. The MFENCE instruction is ordered with
  62. * respect to all load and store instructions, other MFENCE instructions, any
  63. * SFENCE and LFENCE instructions, and any serializing instructions (such as
  64. * the CPUID instruction).
  65. */
  66. #ifdef HAVE_SYNC_INTRINSICS
  67. # define __cilkrts_fence() __sync_synchronize()
  68. #elif defined __ICC || defined __GNUC__
  69. /* mfence is a strict subset of lock add but takes longer on many
  70. * processors. */
  71. // # define __cilkrts_fence() __asm__ volatile ("mfence")
  72. /* On MIC, fence seems to be completely unnecessary.
  73. * Just for simplicity of 1st implementation, it defaults to x86 */
  74. # define __cilkrts_fence() __asm__ volatile ("lock addl $0,(%rsp)")
  75. // #elif defined _WIN32
  76. // # pragma intrinsic(_ReadWriteBarrier)
  77. // # define __cilkrts_fence() _ReadWriteBarrier()
  78. #else
  79. COMMON_SYSDEP void __cilkrts_fence(void); ///< MFENCE instruction
  80. #endif