PageRenderTime 60ms CodeModel.GetById 18ms RepoModel.GetById 1ms app.codeStats 0ms

/drivers/scsi/mpt2sas/mpt2sas_base.c

https://code.google.com/
C | 3861 lines | 2696 code | 441 blank | 724 comment | 378 complexity | ca1a168aff5bd03d1dd2fec4065912f9 MD5 | raw file
Possible License(s): GPL-2.0, LGPL-2.0, AGPL-1.0

Large files files are truncated, but you can click here to view the full file

  1. /*
  2. * This is the Fusion MPT base driver providing common API layer interface
  3. * for access to MPT (Message Passing Technology) firmware.
  4. *
  5. * This code is based on drivers/scsi/mpt2sas/mpt2_base.c
  6. * Copyright (C) 2007-2010 LSI Corporation
  7. * (mailto:DL-MPTFusionLinux@lsi.com)
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; either version 2
  12. * of the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * NO WARRANTY
  20. * THE PROGRAM IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OR
  21. * CONDITIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED INCLUDING, WITHOUT
  22. * LIMITATION, ANY WARRANTIES OR CONDITIONS OF TITLE, NON-INFRINGEMENT,
  23. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Each Recipient is
  24. * solely responsible for determining the appropriateness of using and
  25. * distributing the Program and assumes all risks associated with its
  26. * exercise of rights under this Agreement, including but not limited to
  27. * the risks and costs of program errors, damage to or loss of data,
  28. * programs or equipment, and unavailability or interruption of operations.
  29. * DISCLAIMER OF LIABILITY
  30. * NEITHER RECIPIENT NOR ANY CONTRIBUTORS SHALL HAVE ANY LIABILITY FOR ANY
  31. * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  32. * DAMAGES (INCLUDING WITHOUT LIMITATION LOST PROFITS), HOWEVER CAUSED AND
  33. * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
  34. * TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
  35. * USE OR DISTRIBUTION OF THE PROGRAM OR THE EXERCISE OF ANY RIGHTS GRANTED
  36. * HEREUNDER, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES
  37. * You should have received a copy of the GNU General Public License
  38. * along with this program; if not, write to the Free Software
  39. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301,
  40. * USA.
  41. */
  42. #include <linux/version.h>
  43. #include <linux/kernel.h>
  44. #include <linux/module.h>
  45. #include <linux/errno.h>
  46. #include <linux/init.h>
  47. #include <linux/slab.h>
  48. #include <linux/types.h>
  49. #include <linux/pci.h>
  50. #include <linux/kdev_t.h>
  51. #include <linux/blkdev.h>
  52. #include <linux/delay.h>
  53. #include <linux/interrupt.h>
  54. #include <linux/dma-mapping.h>
  55. #include <linux/sort.h>
  56. #include <linux/io.h>
  57. #include <linux/time.h>
  58. #include <linux/aer.h>
  59. #include "mpt2sas_base.h"
  60. static MPT_CALLBACK mpt_callbacks[MPT_MAX_CALLBACKS];
  61. #define FAULT_POLLING_INTERVAL 1000 /* in milliseconds */
  62. #define MPT2SAS_MAX_REQUEST_QUEUE 600 /* maximum controller queue depth */
  63. static int max_queue_depth = -1;
  64. module_param(max_queue_depth, int, 0);
  65. MODULE_PARM_DESC(max_queue_depth, " max controller queue depth ");
  66. static int max_sgl_entries = -1;
  67. module_param(max_sgl_entries, int, 0);
  68. MODULE_PARM_DESC(max_sgl_entries, " max sg entries ");
  69. static int msix_disable = -1;
  70. module_param(msix_disable, int, 0);
  71. MODULE_PARM_DESC(msix_disable, " disable msix routed interrupts (default=0)");
  72. /* diag_buffer_enable is bitwise
  73. * bit 0 set = TRACE
  74. * bit 1 set = SNAPSHOT
  75. * bit 2 set = EXTENDED
  76. *
  77. * Either bit can be set, or both
  78. */
  79. static int diag_buffer_enable;
  80. module_param(diag_buffer_enable, int, 0);
  81. MODULE_PARM_DESC(diag_buffer_enable, " post diag buffers "
  82. "(TRACE=1/SNAPSHOT=2/EXTENDED=4/default=0)");
  83. int mpt2sas_fwfault_debug;
  84. MODULE_PARM_DESC(mpt2sas_fwfault_debug, " enable detection of firmware fault "
  85. "and halt firmware - (default=0)");
  86. /**
  87. * _scsih_set_fwfault_debug - global setting of ioc->fwfault_debug.
  88. *
  89. */
  90. static int
  91. _scsih_set_fwfault_debug(const char *val, struct kernel_param *kp)
  92. {
  93. int ret = param_set_int(val, kp);
  94. struct MPT2SAS_ADAPTER *ioc;
  95. if (ret)
  96. return ret;
  97. printk(KERN_INFO "setting fwfault_debug(%d)\n", mpt2sas_fwfault_debug);
  98. list_for_each_entry(ioc, &mpt2sas_ioc_list, list)
  99. ioc->fwfault_debug = mpt2sas_fwfault_debug;
  100. return 0;
  101. }
  102. module_param_call(mpt2sas_fwfault_debug, _scsih_set_fwfault_debug,
  103. param_get_int, &mpt2sas_fwfault_debug, 0644);
  104. /**
  105. * _base_fault_reset_work - workq handling ioc fault conditions
  106. * @work: input argument, used to derive ioc
  107. * Context: sleep.
  108. *
  109. * Return nothing.
  110. */
  111. static void
  112. _base_fault_reset_work(struct work_struct *work)
  113. {
  114. struct MPT2SAS_ADAPTER *ioc =
  115. container_of(work, struct MPT2SAS_ADAPTER, fault_reset_work.work);
  116. unsigned long flags;
  117. u32 doorbell;
  118. int rc;
  119. spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
  120. if (ioc->shost_recovery)
  121. goto rearm_timer;
  122. spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
  123. doorbell = mpt2sas_base_get_iocstate(ioc, 0);
  124. if ((doorbell & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_FAULT) {
  125. rc = mpt2sas_base_hard_reset_handler(ioc, CAN_SLEEP,
  126. FORCE_BIG_HAMMER);
  127. printk(MPT2SAS_WARN_FMT "%s: hard reset: %s\n", ioc->name,
  128. __func__, (rc == 0) ? "success" : "failed");
  129. doorbell = mpt2sas_base_get_iocstate(ioc, 0);
  130. if ((doorbell & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_FAULT)
  131. mpt2sas_base_fault_info(ioc, doorbell &
  132. MPI2_DOORBELL_DATA_MASK);
  133. }
  134. spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
  135. rearm_timer:
  136. if (ioc->fault_reset_work_q)
  137. queue_delayed_work(ioc->fault_reset_work_q,
  138. &ioc->fault_reset_work,
  139. msecs_to_jiffies(FAULT_POLLING_INTERVAL));
  140. spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
  141. }
  142. /**
  143. * mpt2sas_base_start_watchdog - start the fault_reset_work_q
  144. * @ioc: per adapter object
  145. * Context: sleep.
  146. *
  147. * Return nothing.
  148. */
  149. void
  150. mpt2sas_base_start_watchdog(struct MPT2SAS_ADAPTER *ioc)
  151. {
  152. unsigned long flags;
  153. if (ioc->fault_reset_work_q)
  154. return;
  155. /* initialize fault polling */
  156. INIT_DELAYED_WORK(&ioc->fault_reset_work, _base_fault_reset_work);
  157. snprintf(ioc->fault_reset_work_q_name,
  158. sizeof(ioc->fault_reset_work_q_name), "poll_%d_status", ioc->id);
  159. ioc->fault_reset_work_q =
  160. create_singlethread_workqueue(ioc->fault_reset_work_q_name);
  161. if (!ioc->fault_reset_work_q) {
  162. printk(MPT2SAS_ERR_FMT "%s: failed (line=%d)\n",
  163. ioc->name, __func__, __LINE__);
  164. return;
  165. }
  166. spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
  167. if (ioc->fault_reset_work_q)
  168. queue_delayed_work(ioc->fault_reset_work_q,
  169. &ioc->fault_reset_work,
  170. msecs_to_jiffies(FAULT_POLLING_INTERVAL));
  171. spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
  172. }
  173. /**
  174. * mpt2sas_base_stop_watchdog - stop the fault_reset_work_q
  175. * @ioc: per adapter object
  176. * Context: sleep.
  177. *
  178. * Return nothing.
  179. */
  180. void
  181. mpt2sas_base_stop_watchdog(struct MPT2SAS_ADAPTER *ioc)
  182. {
  183. unsigned long flags;
  184. struct workqueue_struct *wq;
  185. spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
  186. wq = ioc->fault_reset_work_q;
  187. ioc->fault_reset_work_q = NULL;
  188. spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
  189. if (wq) {
  190. if (!cancel_delayed_work(&ioc->fault_reset_work))
  191. flush_workqueue(wq);
  192. destroy_workqueue(wq);
  193. }
  194. }
  195. /**
  196. * mpt2sas_base_fault_info - verbose translation of firmware FAULT code
  197. * @ioc: per adapter object
  198. * @fault_code: fault code
  199. *
  200. * Return nothing.
  201. */
  202. void
  203. mpt2sas_base_fault_info(struct MPT2SAS_ADAPTER *ioc , u16 fault_code)
  204. {
  205. printk(MPT2SAS_ERR_FMT "fault_state(0x%04x)!\n",
  206. ioc->name, fault_code);
  207. }
  208. /**
  209. * mpt2sas_halt_firmware - halt's mpt controller firmware
  210. * @ioc: per adapter object
  211. *
  212. * For debugging timeout related issues. Writing 0xCOFFEE00
  213. * to the doorbell register will halt controller firmware. With
  214. * the purpose to stop both driver and firmware, the enduser can
  215. * obtain a ring buffer from controller UART.
  216. */
  217. void
  218. mpt2sas_halt_firmware(struct MPT2SAS_ADAPTER *ioc)
  219. {
  220. u32 doorbell;
  221. if (!ioc->fwfault_debug)
  222. return;
  223. dump_stack();
  224. doorbell = readl(&ioc->chip->Doorbell);
  225. if ((doorbell & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_FAULT)
  226. mpt2sas_base_fault_info(ioc , doorbell);
  227. else {
  228. writel(0xC0FFEE00, &ioc->chip->Doorbell);
  229. printk(MPT2SAS_ERR_FMT "Firmware is halted due to command "
  230. "timeout\n", ioc->name);
  231. }
  232. panic("panic in %s\n", __func__);
  233. }
  234. #ifdef CONFIG_SCSI_MPT2SAS_LOGGING
  235. /**
  236. * _base_sas_ioc_info - verbose translation of the ioc status
  237. * @ioc: per adapter object
  238. * @mpi_reply: reply mf payload returned from firmware
  239. * @request_hdr: request mf
  240. *
  241. * Return nothing.
  242. */
  243. static void
  244. _base_sas_ioc_info(struct MPT2SAS_ADAPTER *ioc, MPI2DefaultReply_t *mpi_reply,
  245. MPI2RequestHeader_t *request_hdr)
  246. {
  247. u16 ioc_status = le16_to_cpu(mpi_reply->IOCStatus) &
  248. MPI2_IOCSTATUS_MASK;
  249. char *desc = NULL;
  250. u16 frame_sz;
  251. char *func_str = NULL;
  252. /* SCSI_IO, RAID_PASS are handled from _scsih_scsi_ioc_info */
  253. if (request_hdr->Function == MPI2_FUNCTION_SCSI_IO_REQUEST ||
  254. request_hdr->Function == MPI2_FUNCTION_RAID_SCSI_IO_PASSTHROUGH ||
  255. request_hdr->Function == MPI2_FUNCTION_EVENT_NOTIFICATION)
  256. return;
  257. if (ioc_status == MPI2_IOCSTATUS_CONFIG_INVALID_PAGE)
  258. return;
  259. switch (ioc_status) {
  260. /****************************************************************************
  261. * Common IOCStatus values for all replies
  262. ****************************************************************************/
  263. case MPI2_IOCSTATUS_INVALID_FUNCTION:
  264. desc = "invalid function";
  265. break;
  266. case MPI2_IOCSTATUS_BUSY:
  267. desc = "busy";
  268. break;
  269. case MPI2_IOCSTATUS_INVALID_SGL:
  270. desc = "invalid sgl";
  271. break;
  272. case MPI2_IOCSTATUS_INTERNAL_ERROR:
  273. desc = "internal error";
  274. break;
  275. case MPI2_IOCSTATUS_INVALID_VPID:
  276. desc = "invalid vpid";
  277. break;
  278. case MPI2_IOCSTATUS_INSUFFICIENT_RESOURCES:
  279. desc = "insufficient resources";
  280. break;
  281. case MPI2_IOCSTATUS_INVALID_FIELD:
  282. desc = "invalid field";
  283. break;
  284. case MPI2_IOCSTATUS_INVALID_STATE:
  285. desc = "invalid state";
  286. break;
  287. case MPI2_IOCSTATUS_OP_STATE_NOT_SUPPORTED:
  288. desc = "op state not supported";
  289. break;
  290. /****************************************************************************
  291. * Config IOCStatus values
  292. ****************************************************************************/
  293. case MPI2_IOCSTATUS_CONFIG_INVALID_ACTION:
  294. desc = "config invalid action";
  295. break;
  296. case MPI2_IOCSTATUS_CONFIG_INVALID_TYPE:
  297. desc = "config invalid type";
  298. break;
  299. case MPI2_IOCSTATUS_CONFIG_INVALID_PAGE:
  300. desc = "config invalid page";
  301. break;
  302. case MPI2_IOCSTATUS_CONFIG_INVALID_DATA:
  303. desc = "config invalid data";
  304. break;
  305. case MPI2_IOCSTATUS_CONFIG_NO_DEFAULTS:
  306. desc = "config no defaults";
  307. break;
  308. case MPI2_IOCSTATUS_CONFIG_CANT_COMMIT:
  309. desc = "config cant commit";
  310. break;
  311. /****************************************************************************
  312. * SCSI IO Reply
  313. ****************************************************************************/
  314. case MPI2_IOCSTATUS_SCSI_RECOVERED_ERROR:
  315. case MPI2_IOCSTATUS_SCSI_INVALID_DEVHANDLE:
  316. case MPI2_IOCSTATUS_SCSI_DEVICE_NOT_THERE:
  317. case MPI2_IOCSTATUS_SCSI_DATA_OVERRUN:
  318. case MPI2_IOCSTATUS_SCSI_DATA_UNDERRUN:
  319. case MPI2_IOCSTATUS_SCSI_IO_DATA_ERROR:
  320. case MPI2_IOCSTATUS_SCSI_PROTOCOL_ERROR:
  321. case MPI2_IOCSTATUS_SCSI_TASK_TERMINATED:
  322. case MPI2_IOCSTATUS_SCSI_RESIDUAL_MISMATCH:
  323. case MPI2_IOCSTATUS_SCSI_TASK_MGMT_FAILED:
  324. case MPI2_IOCSTATUS_SCSI_IOC_TERMINATED:
  325. case MPI2_IOCSTATUS_SCSI_EXT_TERMINATED:
  326. break;
  327. /****************************************************************************
  328. * For use by SCSI Initiator and SCSI Target end-to-end data protection
  329. ****************************************************************************/
  330. case MPI2_IOCSTATUS_EEDP_GUARD_ERROR:
  331. desc = "eedp guard error";
  332. break;
  333. case MPI2_IOCSTATUS_EEDP_REF_TAG_ERROR:
  334. desc = "eedp ref tag error";
  335. break;
  336. case MPI2_IOCSTATUS_EEDP_APP_TAG_ERROR:
  337. desc = "eedp app tag error";
  338. break;
  339. /****************************************************************************
  340. * SCSI Target values
  341. ****************************************************************************/
  342. case MPI2_IOCSTATUS_TARGET_INVALID_IO_INDEX:
  343. desc = "target invalid io index";
  344. break;
  345. case MPI2_IOCSTATUS_TARGET_ABORTED:
  346. desc = "target aborted";
  347. break;
  348. case MPI2_IOCSTATUS_TARGET_NO_CONN_RETRYABLE:
  349. desc = "target no conn retryable";
  350. break;
  351. case MPI2_IOCSTATUS_TARGET_NO_CONNECTION:
  352. desc = "target no connection";
  353. break;
  354. case MPI2_IOCSTATUS_TARGET_XFER_COUNT_MISMATCH:
  355. desc = "target xfer count mismatch";
  356. break;
  357. case MPI2_IOCSTATUS_TARGET_DATA_OFFSET_ERROR:
  358. desc = "target data offset error";
  359. break;
  360. case MPI2_IOCSTATUS_TARGET_TOO_MUCH_WRITE_DATA:
  361. desc = "target too much write data";
  362. break;
  363. case MPI2_IOCSTATUS_TARGET_IU_TOO_SHORT:
  364. desc = "target iu too short";
  365. break;
  366. case MPI2_IOCSTATUS_TARGET_ACK_NAK_TIMEOUT:
  367. desc = "target ack nak timeout";
  368. break;
  369. case MPI2_IOCSTATUS_TARGET_NAK_RECEIVED:
  370. desc = "target nak received";
  371. break;
  372. /****************************************************************************
  373. * Serial Attached SCSI values
  374. ****************************************************************************/
  375. case MPI2_IOCSTATUS_SAS_SMP_REQUEST_FAILED:
  376. desc = "smp request failed";
  377. break;
  378. case MPI2_IOCSTATUS_SAS_SMP_DATA_OVERRUN:
  379. desc = "smp data overrun";
  380. break;
  381. /****************************************************************************
  382. * Diagnostic Buffer Post / Diagnostic Release values
  383. ****************************************************************************/
  384. case MPI2_IOCSTATUS_DIAGNOSTIC_RELEASED:
  385. desc = "diagnostic released";
  386. break;
  387. default:
  388. break;
  389. }
  390. if (!desc)
  391. return;
  392. switch (request_hdr->Function) {
  393. case MPI2_FUNCTION_CONFIG:
  394. frame_sz = sizeof(Mpi2ConfigRequest_t) + ioc->sge_size;
  395. func_str = "config_page";
  396. break;
  397. case MPI2_FUNCTION_SCSI_TASK_MGMT:
  398. frame_sz = sizeof(Mpi2SCSITaskManagementRequest_t);
  399. func_str = "task_mgmt";
  400. break;
  401. case MPI2_FUNCTION_SAS_IO_UNIT_CONTROL:
  402. frame_sz = sizeof(Mpi2SasIoUnitControlRequest_t);
  403. func_str = "sas_iounit_ctl";
  404. break;
  405. case MPI2_FUNCTION_SCSI_ENCLOSURE_PROCESSOR:
  406. frame_sz = sizeof(Mpi2SepRequest_t);
  407. func_str = "enclosure";
  408. break;
  409. case MPI2_FUNCTION_IOC_INIT:
  410. frame_sz = sizeof(Mpi2IOCInitRequest_t);
  411. func_str = "ioc_init";
  412. break;
  413. case MPI2_FUNCTION_PORT_ENABLE:
  414. frame_sz = sizeof(Mpi2PortEnableRequest_t);
  415. func_str = "port_enable";
  416. break;
  417. case MPI2_FUNCTION_SMP_PASSTHROUGH:
  418. frame_sz = sizeof(Mpi2SmpPassthroughRequest_t) + ioc->sge_size;
  419. func_str = "smp_passthru";
  420. break;
  421. default:
  422. frame_sz = 32;
  423. func_str = "unknown";
  424. break;
  425. }
  426. printk(MPT2SAS_WARN_FMT "ioc_status: %s(0x%04x), request(0x%p),"
  427. " (%s)\n", ioc->name, desc, ioc_status, request_hdr, func_str);
  428. _debug_dump_mf(request_hdr, frame_sz/4);
  429. }
  430. /**
  431. * _base_display_event_data - verbose translation of firmware asyn events
  432. * @ioc: per adapter object
  433. * @mpi_reply: reply mf payload returned from firmware
  434. *
  435. * Return nothing.
  436. */
  437. static void
  438. _base_display_event_data(struct MPT2SAS_ADAPTER *ioc,
  439. Mpi2EventNotificationReply_t *mpi_reply)
  440. {
  441. char *desc = NULL;
  442. u16 event;
  443. if (!(ioc->logging_level & MPT_DEBUG_EVENTS))
  444. return;
  445. event = le16_to_cpu(mpi_reply->Event);
  446. switch (event) {
  447. case MPI2_EVENT_LOG_DATA:
  448. desc = "Log Data";
  449. break;
  450. case MPI2_EVENT_STATE_CHANGE:
  451. desc = "Status Change";
  452. break;
  453. case MPI2_EVENT_HARD_RESET_RECEIVED:
  454. desc = "Hard Reset Received";
  455. break;
  456. case MPI2_EVENT_EVENT_CHANGE:
  457. desc = "Event Change";
  458. break;
  459. case MPI2_EVENT_TASK_SET_FULL:
  460. desc = "Task Set Full";
  461. break;
  462. case MPI2_EVENT_SAS_DEVICE_STATUS_CHANGE:
  463. desc = "Device Status Change";
  464. break;
  465. case MPI2_EVENT_IR_OPERATION_STATUS:
  466. desc = "IR Operation Status";
  467. break;
  468. case MPI2_EVENT_SAS_DISCOVERY:
  469. {
  470. Mpi2EventDataSasDiscovery_t *event_data =
  471. (Mpi2EventDataSasDiscovery_t *)mpi_reply->EventData;
  472. printk(MPT2SAS_INFO_FMT "Discovery: (%s)", ioc->name,
  473. (event_data->ReasonCode == MPI2_EVENT_SAS_DISC_RC_STARTED) ?
  474. "start" : "stop");
  475. if (event_data->DiscoveryStatus)
  476. printk("discovery_status(0x%08x)",
  477. le32_to_cpu(event_data->DiscoveryStatus));
  478. printk("\n");
  479. return;
  480. }
  481. case MPI2_EVENT_SAS_BROADCAST_PRIMITIVE:
  482. desc = "SAS Broadcast Primitive";
  483. break;
  484. case MPI2_EVENT_SAS_INIT_DEVICE_STATUS_CHANGE:
  485. desc = "SAS Init Device Status Change";
  486. break;
  487. case MPI2_EVENT_SAS_INIT_TABLE_OVERFLOW:
  488. desc = "SAS Init Table Overflow";
  489. break;
  490. case MPI2_EVENT_SAS_TOPOLOGY_CHANGE_LIST:
  491. desc = "SAS Topology Change List";
  492. break;
  493. case MPI2_EVENT_SAS_ENCL_DEVICE_STATUS_CHANGE:
  494. desc = "SAS Enclosure Device Status Change";
  495. break;
  496. case MPI2_EVENT_IR_VOLUME:
  497. desc = "IR Volume";
  498. break;
  499. case MPI2_EVENT_IR_PHYSICAL_DISK:
  500. desc = "IR Physical Disk";
  501. break;
  502. case MPI2_EVENT_IR_CONFIGURATION_CHANGE_LIST:
  503. desc = "IR Configuration Change List";
  504. break;
  505. case MPI2_EVENT_LOG_ENTRY_ADDED:
  506. desc = "Log Entry Added";
  507. break;
  508. }
  509. if (!desc)
  510. return;
  511. printk(MPT2SAS_INFO_FMT "%s\n", ioc->name, desc);
  512. }
  513. #endif
  514. /**
  515. * _base_sas_log_info - verbose translation of firmware log info
  516. * @ioc: per adapter object
  517. * @log_info: log info
  518. *
  519. * Return nothing.
  520. */
  521. static void
  522. _base_sas_log_info(struct MPT2SAS_ADAPTER *ioc , u32 log_info)
  523. {
  524. union loginfo_type {
  525. u32 loginfo;
  526. struct {
  527. u32 subcode:16;
  528. u32 code:8;
  529. u32 originator:4;
  530. u32 bus_type:4;
  531. } dw;
  532. };
  533. union loginfo_type sas_loginfo;
  534. char *originator_str = NULL;
  535. sas_loginfo.loginfo = log_info;
  536. if (sas_loginfo.dw.bus_type != 3 /*SAS*/)
  537. return;
  538. /* each nexus loss loginfo */
  539. if (log_info == 0x31170000)
  540. return;
  541. /* eat the loginfos associated with task aborts */
  542. if (ioc->ignore_loginfos && (log_info == 30050000 || log_info ==
  543. 0x31140000 || log_info == 0x31130000))
  544. return;
  545. switch (sas_loginfo.dw.originator) {
  546. case 0:
  547. originator_str = "IOP";
  548. break;
  549. case 1:
  550. originator_str = "PL";
  551. break;
  552. case 2:
  553. originator_str = "IR";
  554. break;
  555. }
  556. printk(MPT2SAS_WARN_FMT "log_info(0x%08x): originator(%s), "
  557. "code(0x%02x), sub_code(0x%04x)\n", ioc->name, log_info,
  558. originator_str, sas_loginfo.dw.code,
  559. sas_loginfo.dw.subcode);
  560. }
  561. /**
  562. * _base_display_reply_info -
  563. * @ioc: per adapter object
  564. * @smid: system request message index
  565. * @msix_index: MSIX table index supplied by the OS
  566. * @reply: reply message frame(lower 32bit addr)
  567. *
  568. * Return nothing.
  569. */
  570. static void
  571. _base_display_reply_info(struct MPT2SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
  572. u32 reply)
  573. {
  574. MPI2DefaultReply_t *mpi_reply;
  575. u16 ioc_status;
  576. mpi_reply = mpt2sas_base_get_reply_virt_addr(ioc, reply);
  577. ioc_status = le16_to_cpu(mpi_reply->IOCStatus);
  578. #ifdef CONFIG_SCSI_MPT2SAS_LOGGING
  579. if ((ioc_status & MPI2_IOCSTATUS_MASK) &&
  580. (ioc->logging_level & MPT_DEBUG_REPLY)) {
  581. _base_sas_ioc_info(ioc , mpi_reply,
  582. mpt2sas_base_get_msg_frame(ioc, smid));
  583. }
  584. #endif
  585. if (ioc_status & MPI2_IOCSTATUS_FLAG_LOG_INFO_AVAILABLE)
  586. _base_sas_log_info(ioc, le32_to_cpu(mpi_reply->IOCLogInfo));
  587. }
  588. /**
  589. * mpt2sas_base_done - base internal command completion routine
  590. * @ioc: per adapter object
  591. * @smid: system request message index
  592. * @msix_index: MSIX table index supplied by the OS
  593. * @reply: reply message frame(lower 32bit addr)
  594. *
  595. * Return 1 meaning mf should be freed from _base_interrupt
  596. * 0 means the mf is freed from this function.
  597. */
  598. u8
  599. mpt2sas_base_done(struct MPT2SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
  600. u32 reply)
  601. {
  602. MPI2DefaultReply_t *mpi_reply;
  603. mpi_reply = mpt2sas_base_get_reply_virt_addr(ioc, reply);
  604. if (mpi_reply && mpi_reply->Function == MPI2_FUNCTION_EVENT_ACK)
  605. return 1;
  606. if (ioc->base_cmds.status == MPT2_CMD_NOT_USED)
  607. return 1;
  608. ioc->base_cmds.status |= MPT2_CMD_COMPLETE;
  609. if (mpi_reply) {
  610. ioc->base_cmds.status |= MPT2_CMD_REPLY_VALID;
  611. memcpy(ioc->base_cmds.reply, mpi_reply, mpi_reply->MsgLength*4);
  612. }
  613. ioc->base_cmds.status &= ~MPT2_CMD_PENDING;
  614. complete(&ioc->base_cmds.done);
  615. return 1;
  616. }
  617. /**
  618. * _base_async_event - main callback handler for firmware asyn events
  619. * @ioc: per adapter object
  620. * @msix_index: MSIX table index supplied by the OS
  621. * @reply: reply message frame(lower 32bit addr)
  622. *
  623. * Return 1 meaning mf should be freed from _base_interrupt
  624. * 0 means the mf is freed from this function.
  625. */
  626. static u8
  627. _base_async_event(struct MPT2SAS_ADAPTER *ioc, u8 msix_index, u32 reply)
  628. {
  629. Mpi2EventNotificationReply_t *mpi_reply;
  630. Mpi2EventAckRequest_t *ack_request;
  631. u16 smid;
  632. mpi_reply = mpt2sas_base_get_reply_virt_addr(ioc, reply);
  633. if (!mpi_reply)
  634. return 1;
  635. if (mpi_reply->Function != MPI2_FUNCTION_EVENT_NOTIFICATION)
  636. return 1;
  637. #ifdef CONFIG_SCSI_MPT2SAS_LOGGING
  638. _base_display_event_data(ioc, mpi_reply);
  639. #endif
  640. if (!(mpi_reply->AckRequired & MPI2_EVENT_NOTIFICATION_ACK_REQUIRED))
  641. goto out;
  642. smid = mpt2sas_base_get_smid(ioc, ioc->base_cb_idx);
  643. if (!smid) {
  644. printk(MPT2SAS_ERR_FMT "%s: failed obtaining a smid\n",
  645. ioc->name, __func__);
  646. goto out;
  647. }
  648. ack_request = mpt2sas_base_get_msg_frame(ioc, smid);
  649. memset(ack_request, 0, sizeof(Mpi2EventAckRequest_t));
  650. ack_request->Function = MPI2_FUNCTION_EVENT_ACK;
  651. ack_request->Event = mpi_reply->Event;
  652. ack_request->EventContext = mpi_reply->EventContext;
  653. ack_request->VF_ID = 0; /* TODO */
  654. ack_request->VP_ID = 0;
  655. mpt2sas_base_put_smid_default(ioc, smid);
  656. out:
  657. /* scsih callback handler */
  658. mpt2sas_scsih_event_callback(ioc, msix_index, reply);
  659. /* ctl callback handler */
  660. mpt2sas_ctl_event_callback(ioc, msix_index, reply);
  661. return 1;
  662. }
  663. /**
  664. * _base_get_cb_idx - obtain the callback index
  665. * @ioc: per adapter object
  666. * @smid: system request message index
  667. *
  668. * Return callback index.
  669. */
  670. static u8
  671. _base_get_cb_idx(struct MPT2SAS_ADAPTER *ioc, u16 smid)
  672. {
  673. int i;
  674. u8 cb_idx = 0xFF;
  675. if (smid >= ioc->hi_priority_smid) {
  676. if (smid < ioc->internal_smid) {
  677. i = smid - ioc->hi_priority_smid;
  678. cb_idx = ioc->hpr_lookup[i].cb_idx;
  679. } else {
  680. i = smid - ioc->internal_smid;
  681. cb_idx = ioc->internal_lookup[i].cb_idx;
  682. }
  683. } else {
  684. i = smid - 1;
  685. cb_idx = ioc->scsi_lookup[i].cb_idx;
  686. }
  687. return cb_idx;
  688. }
  689. /**
  690. * _base_mask_interrupts - disable interrupts
  691. * @ioc: per adapter object
  692. *
  693. * Disabling ResetIRQ, Reply and Doorbell Interrupts
  694. *
  695. * Return nothing.
  696. */
  697. static void
  698. _base_mask_interrupts(struct MPT2SAS_ADAPTER *ioc)
  699. {
  700. u32 him_register;
  701. ioc->mask_interrupts = 1;
  702. him_register = readl(&ioc->chip->HostInterruptMask);
  703. him_register |= MPI2_HIM_DIM + MPI2_HIM_RIM + MPI2_HIM_RESET_IRQ_MASK;
  704. writel(him_register, &ioc->chip->HostInterruptMask);
  705. readl(&ioc->chip->HostInterruptMask);
  706. }
  707. /**
  708. * _base_unmask_interrupts - enable interrupts
  709. * @ioc: per adapter object
  710. *
  711. * Enabling only Reply Interrupts
  712. *
  713. * Return nothing.
  714. */
  715. static void
  716. _base_unmask_interrupts(struct MPT2SAS_ADAPTER *ioc)
  717. {
  718. u32 him_register;
  719. him_register = readl(&ioc->chip->HostInterruptMask);
  720. him_register &= ~MPI2_HIM_RIM;
  721. writel(him_register, &ioc->chip->HostInterruptMask);
  722. ioc->mask_interrupts = 0;
  723. }
  724. union reply_descriptor {
  725. u64 word;
  726. struct {
  727. u32 low;
  728. u32 high;
  729. } u;
  730. };
  731. /**
  732. * _base_interrupt - MPT adapter (IOC) specific interrupt handler.
  733. * @irq: irq number (not used)
  734. * @bus_id: bus identifier cookie == pointer to MPT_ADAPTER structure
  735. * @r: pt_regs pointer (not used)
  736. *
  737. * Return IRQ_HANDLE if processed, else IRQ_NONE.
  738. */
  739. static irqreturn_t
  740. _base_interrupt(int irq, void *bus_id)
  741. {
  742. union reply_descriptor rd;
  743. u32 completed_cmds;
  744. u8 request_desript_type;
  745. u16 smid;
  746. u8 cb_idx;
  747. u32 reply;
  748. u8 msix_index;
  749. struct MPT2SAS_ADAPTER *ioc = bus_id;
  750. Mpi2ReplyDescriptorsUnion_t *rpf;
  751. u8 rc;
  752. if (ioc->mask_interrupts)
  753. return IRQ_NONE;
  754. rpf = &ioc->reply_post_free[ioc->reply_post_host_index];
  755. request_desript_type = rpf->Default.ReplyFlags
  756. & MPI2_RPY_DESCRIPT_FLAGS_TYPE_MASK;
  757. if (request_desript_type == MPI2_RPY_DESCRIPT_FLAGS_UNUSED)
  758. return IRQ_NONE;
  759. completed_cmds = 0;
  760. do {
  761. rd.word = rpf->Words;
  762. if (rd.u.low == UINT_MAX || rd.u.high == UINT_MAX)
  763. goto out;
  764. reply = 0;
  765. cb_idx = 0xFF;
  766. smid = le16_to_cpu(rpf->Default.DescriptorTypeDependent1);
  767. msix_index = rpf->Default.MSIxIndex;
  768. if (request_desript_type ==
  769. MPI2_RPY_DESCRIPT_FLAGS_ADDRESS_REPLY) {
  770. reply = le32_to_cpu
  771. (rpf->AddressReply.ReplyFrameAddress);
  772. } else if (request_desript_type ==
  773. MPI2_RPY_DESCRIPT_FLAGS_TARGET_COMMAND_BUFFER)
  774. goto next;
  775. else if (request_desript_type ==
  776. MPI2_RPY_DESCRIPT_FLAGS_TARGETASSIST_SUCCESS)
  777. goto next;
  778. if (smid)
  779. cb_idx = _base_get_cb_idx(ioc, smid);
  780. if (smid && cb_idx != 0xFF) {
  781. rc = mpt_callbacks[cb_idx](ioc, smid, msix_index,
  782. reply);
  783. if (reply)
  784. _base_display_reply_info(ioc, smid, msix_index,
  785. reply);
  786. if (rc)
  787. mpt2sas_base_free_smid(ioc, smid);
  788. }
  789. if (!smid)
  790. _base_async_event(ioc, msix_index, reply);
  791. /* reply free queue handling */
  792. if (reply) {
  793. ioc->reply_free_host_index =
  794. (ioc->reply_free_host_index ==
  795. (ioc->reply_free_queue_depth - 1)) ?
  796. 0 : ioc->reply_free_host_index + 1;
  797. ioc->reply_free[ioc->reply_free_host_index] =
  798. cpu_to_le32(reply);
  799. wmb();
  800. writel(ioc->reply_free_host_index,
  801. &ioc->chip->ReplyFreeHostIndex);
  802. }
  803. next:
  804. rpf->Words = ULLONG_MAX;
  805. ioc->reply_post_host_index = (ioc->reply_post_host_index ==
  806. (ioc->reply_post_queue_depth - 1)) ? 0 :
  807. ioc->reply_post_host_index + 1;
  808. request_desript_type =
  809. ioc->reply_post_free[ioc->reply_post_host_index].Default.
  810. ReplyFlags & MPI2_RPY_DESCRIPT_FLAGS_TYPE_MASK;
  811. completed_cmds++;
  812. if (request_desript_type == MPI2_RPY_DESCRIPT_FLAGS_UNUSED)
  813. goto out;
  814. if (!ioc->reply_post_host_index)
  815. rpf = ioc->reply_post_free;
  816. else
  817. rpf++;
  818. } while (1);
  819. out:
  820. if (!completed_cmds)
  821. return IRQ_NONE;
  822. wmb();
  823. writel(ioc->reply_post_host_index, &ioc->chip->ReplyPostHostIndex);
  824. return IRQ_HANDLED;
  825. }
  826. /**
  827. * mpt2sas_base_release_callback_handler - clear interupt callback handler
  828. * @cb_idx: callback index
  829. *
  830. * Return nothing.
  831. */
  832. void
  833. mpt2sas_base_release_callback_handler(u8 cb_idx)
  834. {
  835. mpt_callbacks[cb_idx] = NULL;
  836. }
  837. /**
  838. * mpt2sas_base_register_callback_handler - obtain index for the interrupt callback handler
  839. * @cb_func: callback function
  840. *
  841. * Returns cb_func.
  842. */
  843. u8
  844. mpt2sas_base_register_callback_handler(MPT_CALLBACK cb_func)
  845. {
  846. u8 cb_idx;
  847. for (cb_idx = MPT_MAX_CALLBACKS-1; cb_idx; cb_idx--)
  848. if (mpt_callbacks[cb_idx] == NULL)
  849. break;
  850. mpt_callbacks[cb_idx] = cb_func;
  851. return cb_idx;
  852. }
  853. /**
  854. * mpt2sas_base_initialize_callback_handler - initialize the interrupt callback handler
  855. *
  856. * Return nothing.
  857. */
  858. void
  859. mpt2sas_base_initialize_callback_handler(void)
  860. {
  861. u8 cb_idx;
  862. for (cb_idx = 0; cb_idx < MPT_MAX_CALLBACKS; cb_idx++)
  863. mpt2sas_base_release_callback_handler(cb_idx);
  864. }
  865. /**
  866. * mpt2sas_base_build_zero_len_sge - build zero length sg entry
  867. * @ioc: per adapter object
  868. * @paddr: virtual address for SGE
  869. *
  870. * Create a zero length scatter gather entry to insure the IOCs hardware has
  871. * something to use if the target device goes brain dead and tries
  872. * to send data even when none is asked for.
  873. *
  874. * Return nothing.
  875. */
  876. void
  877. mpt2sas_base_build_zero_len_sge(struct MPT2SAS_ADAPTER *ioc, void *paddr)
  878. {
  879. u32 flags_length = (u32)((MPI2_SGE_FLAGS_LAST_ELEMENT |
  880. MPI2_SGE_FLAGS_END_OF_BUFFER | MPI2_SGE_FLAGS_END_OF_LIST |
  881. MPI2_SGE_FLAGS_SIMPLE_ELEMENT) <<
  882. MPI2_SGE_FLAGS_SHIFT);
  883. ioc->base_add_sg_single(paddr, flags_length, -1);
  884. }
  885. /**
  886. * _base_add_sg_single_32 - Place a simple 32 bit SGE at address pAddr.
  887. * @paddr: virtual address for SGE
  888. * @flags_length: SGE flags and data transfer length
  889. * @dma_addr: Physical address
  890. *
  891. * Return nothing.
  892. */
  893. static void
  894. _base_add_sg_single_32(void *paddr, u32 flags_length, dma_addr_t dma_addr)
  895. {
  896. Mpi2SGESimple32_t *sgel = paddr;
  897. flags_length |= (MPI2_SGE_FLAGS_32_BIT_ADDRESSING |
  898. MPI2_SGE_FLAGS_SYSTEM_ADDRESS) << MPI2_SGE_FLAGS_SHIFT;
  899. sgel->FlagsLength = cpu_to_le32(flags_length);
  900. sgel->Address = cpu_to_le32(dma_addr);
  901. }
  902. /**
  903. * _base_add_sg_single_64 - Place a simple 64 bit SGE at address pAddr.
  904. * @paddr: virtual address for SGE
  905. * @flags_length: SGE flags and data transfer length
  906. * @dma_addr: Physical address
  907. *
  908. * Return nothing.
  909. */
  910. static void
  911. _base_add_sg_single_64(void *paddr, u32 flags_length, dma_addr_t dma_addr)
  912. {
  913. Mpi2SGESimple64_t *sgel = paddr;
  914. flags_length |= (MPI2_SGE_FLAGS_64_BIT_ADDRESSING |
  915. MPI2_SGE_FLAGS_SYSTEM_ADDRESS) << MPI2_SGE_FLAGS_SHIFT;
  916. sgel->FlagsLength = cpu_to_le32(flags_length);
  917. sgel->Address = cpu_to_le64(dma_addr);
  918. }
  919. #define convert_to_kb(x) ((x) << (PAGE_SHIFT - 10))
  920. /**
  921. * _base_config_dma_addressing - set dma addressing
  922. * @ioc: per adapter object
  923. * @pdev: PCI device struct
  924. *
  925. * Returns 0 for success, non-zero for failure.
  926. */
  927. static int
  928. _base_config_dma_addressing(struct MPT2SAS_ADAPTER *ioc, struct pci_dev *pdev)
  929. {
  930. struct sysinfo s;
  931. char *desc = NULL;
  932. if (sizeof(dma_addr_t) > 4) {
  933. const uint64_t required_mask =
  934. dma_get_required_mask(&pdev->dev);
  935. if ((required_mask > DMA_BIT_MASK(32)) && !pci_set_dma_mask(pdev,
  936. DMA_BIT_MASK(64)) && !pci_set_consistent_dma_mask(pdev,
  937. DMA_BIT_MASK(64))) {
  938. ioc->base_add_sg_single = &_base_add_sg_single_64;
  939. ioc->sge_size = sizeof(Mpi2SGESimple64_t);
  940. desc = "64";
  941. goto out;
  942. }
  943. }
  944. if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32))
  945. && !pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32))) {
  946. ioc->base_add_sg_single = &_base_add_sg_single_32;
  947. ioc->sge_size = sizeof(Mpi2SGESimple32_t);
  948. desc = "32";
  949. } else
  950. return -ENODEV;
  951. out:
  952. si_meminfo(&s);
  953. printk(MPT2SAS_INFO_FMT "%s BIT PCI BUS DMA ADDRESSING SUPPORTED, "
  954. "total mem (%ld kB)\n", ioc->name, desc, convert_to_kb(s.totalram));
  955. return 0;
  956. }
  957. /**
  958. * _base_save_msix_table - backup msix vector table
  959. * @ioc: per adapter object
  960. *
  961. * This address an errata where diag reset clears out the table
  962. */
  963. static void
  964. _base_save_msix_table(struct MPT2SAS_ADAPTER *ioc)
  965. {
  966. int i;
  967. if (!ioc->msix_enable || ioc->msix_table_backup == NULL)
  968. return;
  969. for (i = 0; i < ioc->msix_vector_count; i++)
  970. ioc->msix_table_backup[i] = ioc->msix_table[i];
  971. }
  972. /**
  973. * _base_restore_msix_table - this restores the msix vector table
  974. * @ioc: per adapter object
  975. *
  976. */
  977. static void
  978. _base_restore_msix_table(struct MPT2SAS_ADAPTER *ioc)
  979. {
  980. int i;
  981. if (!ioc->msix_enable || ioc->msix_table_backup == NULL)
  982. return;
  983. for (i = 0; i < ioc->msix_vector_count; i++)
  984. ioc->msix_table[i] = ioc->msix_table_backup[i];
  985. }
  986. /**
  987. * _base_check_enable_msix - checks MSIX capabable.
  988. * @ioc: per adapter object
  989. *
  990. * Check to see if card is capable of MSIX, and set number
  991. * of avaliable msix vectors
  992. */
  993. static int
  994. _base_check_enable_msix(struct MPT2SAS_ADAPTER *ioc)
  995. {
  996. int base;
  997. u16 message_control;
  998. u32 msix_table_offset;
  999. base = pci_find_capability(ioc->pdev, PCI_CAP_ID_MSIX);
  1000. if (!base) {
  1001. dfailprintk(ioc, printk(MPT2SAS_INFO_FMT "msix not "
  1002. "supported\n", ioc->name));
  1003. return -EINVAL;
  1004. }
  1005. /* get msix vector count */
  1006. pci_read_config_word(ioc->pdev, base + 2, &message_control);
  1007. ioc->msix_vector_count = (message_control & 0x3FF) + 1;
  1008. /* get msix table */
  1009. pci_read_config_dword(ioc->pdev, base + 4, &msix_table_offset);
  1010. msix_table_offset &= 0xFFFFFFF8;
  1011. ioc->msix_table = (u32 *)((void *)ioc->chip + msix_table_offset);
  1012. dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "msix is supported, "
  1013. "vector_count(%d), table_offset(0x%08x), table(%p)\n", ioc->name,
  1014. ioc->msix_vector_count, msix_table_offset, ioc->msix_table));
  1015. return 0;
  1016. }
  1017. /**
  1018. * _base_disable_msix - disables msix
  1019. * @ioc: per adapter object
  1020. *
  1021. */
  1022. static void
  1023. _base_disable_msix(struct MPT2SAS_ADAPTER *ioc)
  1024. {
  1025. if (ioc->msix_enable) {
  1026. pci_disable_msix(ioc->pdev);
  1027. kfree(ioc->msix_table_backup);
  1028. ioc->msix_table_backup = NULL;
  1029. ioc->msix_enable = 0;
  1030. }
  1031. }
  1032. /**
  1033. * _base_enable_msix - enables msix, failback to io_apic
  1034. * @ioc: per adapter object
  1035. *
  1036. */
  1037. static int
  1038. _base_enable_msix(struct MPT2SAS_ADAPTER *ioc)
  1039. {
  1040. struct msix_entry entries;
  1041. int r;
  1042. u8 try_msix = 0;
  1043. if (msix_disable == -1 || msix_disable == 0)
  1044. try_msix = 1;
  1045. if (!try_msix)
  1046. goto try_ioapic;
  1047. if (_base_check_enable_msix(ioc) != 0)
  1048. goto try_ioapic;
  1049. ioc->msix_table_backup = kcalloc(ioc->msix_vector_count,
  1050. sizeof(u32), GFP_KERNEL);
  1051. if (!ioc->msix_table_backup) {
  1052. dfailprintk(ioc, printk(MPT2SAS_INFO_FMT "allocation for "
  1053. "msix_table_backup failed!!!\n", ioc->name));
  1054. goto try_ioapic;
  1055. }
  1056. memset(&entries, 0, sizeof(struct msix_entry));
  1057. r = pci_enable_msix(ioc->pdev, &entries, 1);
  1058. if (r) {
  1059. dfailprintk(ioc, printk(MPT2SAS_INFO_FMT "pci_enable_msix "
  1060. "failed (r=%d) !!!\n", ioc->name, r));
  1061. goto try_ioapic;
  1062. }
  1063. r = request_irq(entries.vector, _base_interrupt, IRQF_SHARED,
  1064. ioc->name, ioc);
  1065. if (r) {
  1066. dfailprintk(ioc, printk(MPT2SAS_INFO_FMT "unable to allocate "
  1067. "interrupt %d !!!\n", ioc->name, entries.vector));
  1068. pci_disable_msix(ioc->pdev);
  1069. goto try_ioapic;
  1070. }
  1071. ioc->pci_irq = entries.vector;
  1072. ioc->msix_enable = 1;
  1073. return 0;
  1074. /* failback to io_apic interrupt routing */
  1075. try_ioapic:
  1076. r = request_irq(ioc->pdev->irq, _base_interrupt, IRQF_SHARED,
  1077. ioc->name, ioc);
  1078. if (r) {
  1079. printk(MPT2SAS_ERR_FMT "unable to allocate interrupt %d!\n",
  1080. ioc->name, ioc->pdev->irq);
  1081. r = -EBUSY;
  1082. goto out_fail;
  1083. }
  1084. ioc->pci_irq = ioc->pdev->irq;
  1085. return 0;
  1086. out_fail:
  1087. return r;
  1088. }
  1089. /**
  1090. * mpt2sas_base_map_resources - map in controller resources (io/irq/memap)
  1091. * @ioc: per adapter object
  1092. *
  1093. * Returns 0 for success, non-zero for failure.
  1094. */
  1095. int
  1096. mpt2sas_base_map_resources(struct MPT2SAS_ADAPTER *ioc)
  1097. {
  1098. struct pci_dev *pdev = ioc->pdev;
  1099. u32 memap_sz;
  1100. u32 pio_sz;
  1101. int i, r = 0;
  1102. u64 pio_chip = 0;
  1103. u64 chip_phys = 0;
  1104. dinitprintk(ioc, printk(MPT2SAS_DEBUG_FMT "%s\n",
  1105. ioc->name, __func__));
  1106. ioc->bars = pci_select_bars(pdev, IORESOURCE_MEM);
  1107. if (pci_enable_device_mem(pdev)) {
  1108. printk(MPT2SAS_WARN_FMT "pci_enable_device_mem: "
  1109. "failed\n", ioc->name);
  1110. return -ENODEV;
  1111. }
  1112. if (pci_request_selected_regions(pdev, ioc->bars,
  1113. MPT2SAS_DRIVER_NAME)) {
  1114. printk(MPT2SAS_WARN_FMT "pci_request_selected_regions: "
  1115. "failed\n", ioc->name);
  1116. r = -ENODEV;
  1117. goto out_fail;
  1118. }
  1119. /* AER (Advanced Error Reporting) hooks */
  1120. pci_enable_pcie_error_reporting(pdev);
  1121. pci_set_master(pdev);
  1122. if (_base_config_dma_addressing(ioc, pdev) != 0) {
  1123. printk(MPT2SAS_WARN_FMT "no suitable DMA mask for %s\n",
  1124. ioc->name, pci_name(pdev));
  1125. r = -ENODEV;
  1126. goto out_fail;
  1127. }
  1128. for (i = 0, memap_sz = 0, pio_sz = 0 ; i < DEVICE_COUNT_RESOURCE; i++) {
  1129. if (pci_resource_flags(pdev, i) & IORESOURCE_IO) {
  1130. if (pio_sz)
  1131. continue;
  1132. pio_chip = (u64)pci_resource_start(pdev, i);
  1133. pio_sz = pci_resource_len(pdev, i);
  1134. } else {
  1135. if (memap_sz)
  1136. continue;
  1137. /* verify memory resource is valid before using */
  1138. if (pci_resource_flags(pdev, i) & IORESOURCE_MEM) {
  1139. ioc->chip_phys = pci_resource_start(pdev, i);
  1140. chip_phys = (u64)ioc->chip_phys;
  1141. memap_sz = pci_resource_len(pdev, i);
  1142. ioc->chip = ioremap(ioc->chip_phys, memap_sz);
  1143. if (ioc->chip == NULL) {
  1144. printk(MPT2SAS_ERR_FMT "unable to map "
  1145. "adapter memory!\n", ioc->name);
  1146. r = -EINVAL;
  1147. goto out_fail;
  1148. }
  1149. }
  1150. }
  1151. }
  1152. _base_mask_interrupts(ioc);
  1153. r = _base_enable_msix(ioc);
  1154. if (r)
  1155. goto out_fail;
  1156. printk(MPT2SAS_INFO_FMT "%s: IRQ %d\n",
  1157. ioc->name, ((ioc->msix_enable) ? "PCI-MSI-X enabled" :
  1158. "IO-APIC enabled"), ioc->pci_irq);
  1159. printk(MPT2SAS_INFO_FMT "iomem(0x%016llx), mapped(0x%p), size(%d)\n",
  1160. ioc->name, (unsigned long long)chip_phys, ioc->chip, memap_sz);
  1161. printk(MPT2SAS_INFO_FMT "ioport(0x%016llx), size(%d)\n",
  1162. ioc->name, (unsigned long long)pio_chip, pio_sz);
  1163. return 0;
  1164. out_fail:
  1165. if (ioc->chip_phys)
  1166. iounmap(ioc->chip);
  1167. ioc->chip_phys = 0;
  1168. ioc->pci_irq = -1;
  1169. pci_release_selected_regions(ioc->pdev, ioc->bars);
  1170. pci_disable_pcie_error_reporting(pdev);
  1171. pci_disable_device(pdev);
  1172. return r;
  1173. }
  1174. /**
  1175. * mpt2sas_base_get_msg_frame - obtain request mf pointer
  1176. * @ioc: per adapter object
  1177. * @smid: system request message index(smid zero is invalid)
  1178. *
  1179. * Returns virt pointer to message frame.
  1180. */
  1181. void *
  1182. mpt2sas_base_get_msg_frame(struct MPT2SAS_ADAPTER *ioc, u16 smid)
  1183. {
  1184. return (void *)(ioc->request + (smid * ioc->request_sz));
  1185. }
  1186. /**
  1187. * mpt2sas_base_get_sense_buffer - obtain a sense buffer assigned to a mf request
  1188. * @ioc: per adapter object
  1189. * @smid: system request message index
  1190. *
  1191. * Returns virt pointer to sense buffer.
  1192. */
  1193. void *
  1194. mpt2sas_base_get_sense_buffer(struct MPT2SAS_ADAPTER *ioc, u16 smid)
  1195. {
  1196. return (void *)(ioc->sense + ((smid - 1) * SCSI_SENSE_BUFFERSIZE));
  1197. }
  1198. /**
  1199. * mpt2sas_base_get_sense_buffer_dma - obtain a sense buffer assigned to a mf request
  1200. * @ioc: per adapter object
  1201. * @smid: system request message index
  1202. *
  1203. * Returns phys pointer to the low 32bit address of the sense buffer.
  1204. */
  1205. __le32
  1206. mpt2sas_base_get_sense_buffer_dma(struct MPT2SAS_ADAPTER *ioc, u16 smid)
  1207. {
  1208. return cpu_to_le32(ioc->sense_dma +
  1209. ((smid - 1) * SCSI_SENSE_BUFFERSIZE));
  1210. }
  1211. /**
  1212. * mpt2sas_base_get_reply_virt_addr - obtain reply frames virt address
  1213. * @ioc: per adapter object
  1214. * @phys_addr: lower 32 physical addr of the reply
  1215. *
  1216. * Converts 32bit lower physical addr into a virt address.
  1217. */
  1218. void *
  1219. mpt2sas_base_get_reply_virt_addr(struct MPT2SAS_ADAPTER *ioc, u32 phys_addr)
  1220. {
  1221. if (!phys_addr)
  1222. return NULL;
  1223. return ioc->reply + (phys_addr - (u32)ioc->reply_dma);
  1224. }
  1225. /**
  1226. * mpt2sas_base_get_smid - obtain a free smid from internal queue
  1227. * @ioc: per adapter object
  1228. * @cb_idx: callback index
  1229. *
  1230. * Returns smid (zero is invalid)
  1231. */
  1232. u16
  1233. mpt2sas_base_get_smid(struct MPT2SAS_ADAPTER *ioc, u8 cb_idx)
  1234. {
  1235. unsigned long flags;
  1236. struct request_tracker *request;
  1237. u16 smid;
  1238. spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
  1239. if (list_empty(&ioc->internal_free_list)) {
  1240. spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
  1241. printk(MPT2SAS_ERR_FMT "%s: smid not available\n",
  1242. ioc->name, __func__);
  1243. return 0;
  1244. }
  1245. request = list_entry(ioc->internal_free_list.next,
  1246. struct request_tracker, tracker_list);
  1247. request->cb_idx = cb_idx;
  1248. smid = request->smid;
  1249. list_del(&request->tracker_list);
  1250. spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
  1251. return smid;
  1252. }
  1253. /**
  1254. * mpt2sas_base_get_smid_scsiio - obtain a free smid from scsiio queue
  1255. * @ioc: per adapter object
  1256. * @cb_idx: callback index
  1257. * @scmd: pointer to scsi command object
  1258. *
  1259. * Returns smid (zero is invalid)
  1260. */
  1261. u16
  1262. mpt2sas_base_get_smid_scsiio(struct MPT2SAS_ADAPTER *ioc, u8 cb_idx,
  1263. struct scsi_cmnd *scmd)
  1264. {
  1265. unsigned long flags;
  1266. struct request_tracker *request;
  1267. u16 smid;
  1268. spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
  1269. if (list_empty(&ioc->free_list)) {
  1270. spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
  1271. printk(MPT2SAS_ERR_FMT "%s: smid not available\n",
  1272. ioc->name, __func__);
  1273. return 0;
  1274. }
  1275. request = list_entry(ioc->free_list.next,
  1276. struct request_tracker, tracker_list);
  1277. request->scmd = scmd;
  1278. request->cb_idx = cb_idx;
  1279. smid = request->smid;
  1280. list_del(&request->tracker_list);
  1281. spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
  1282. return smid;
  1283. }
  1284. /**
  1285. * mpt2sas_base_get_smid_hpr - obtain a free smid from hi-priority queue
  1286. * @ioc: per adapter object
  1287. * @cb_idx: callback index
  1288. *
  1289. * Returns smid (zero is invalid)
  1290. */
  1291. u16
  1292. mpt2sas_base_get_smid_hpr(struct MPT2SAS_ADAPTER *ioc, u8 cb_idx)
  1293. {
  1294. unsigned long flags;
  1295. struct request_tracker *request;
  1296. u16 smid;
  1297. spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
  1298. if (list_empty(&ioc->hpr_free_list)) {
  1299. spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
  1300. return 0;
  1301. }
  1302. request = list_entry(ioc->hpr_free_list.next,
  1303. struct request_tracker, tracker_list);
  1304. request->cb_idx = cb_idx;
  1305. smid = request->smid;
  1306. list_del(&request->tracker_list);
  1307. spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
  1308. return smid;
  1309. }
  1310. /**
  1311. * mpt2sas_base_free_smid - put smid back on free_list
  1312. * @ioc: per adapter object
  1313. * @smid: system request message index
  1314. *
  1315. * Return nothing.
  1316. */
  1317. void
  1318. mpt2sas_base_free_smid(struct MPT2SAS_ADAPTER *ioc, u16 smid)
  1319. {
  1320. unsigned long flags;
  1321. int i;
  1322. spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
  1323. if (smid >= ioc->hi_priority_smid) {
  1324. if (smid < ioc->internal_smid) {
  1325. /* hi-priority */
  1326. i = smid - ioc->hi_priority_smid;
  1327. ioc->hpr_lookup[i].cb_idx = 0xFF;
  1328. list_add_tail(&ioc->hpr_lookup[i].tracker_list,
  1329. &ioc->hpr_free_list);
  1330. } else {
  1331. /* internal queue */
  1332. i = smid - ioc->internal_smid;
  1333. ioc->internal_lookup[i].cb_idx = 0xFF;
  1334. list_add_tail(&ioc->internal_lookup[i].tracker_list,
  1335. &ioc->internal_free_list);
  1336. }
  1337. spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
  1338. return;
  1339. }
  1340. /* scsiio queue */
  1341. i = smid - 1;
  1342. ioc->scsi_lookup[i].cb_idx = 0xFF;
  1343. ioc->scsi_lookup[i].scmd = NULL;
  1344. list_add_tail(&ioc->scsi_lookup[i].tracker_list,
  1345. &ioc->free_list);
  1346. spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
  1347. /*
  1348. * See _wait_for_commands_to_complete() call with regards to this code.
  1349. */
  1350. if (ioc->shost_recovery && ioc->pending_io_count) {
  1351. if (ioc->pending_io_count == 1)
  1352. wake_up(&ioc->reset_wq);
  1353. ioc->pending_io_count--;
  1354. }
  1355. }
  1356. /**
  1357. * _base_writeq - 64 bit write to MMIO
  1358. * @ioc: per adapter object
  1359. * @b: data payload
  1360. * @addr: address in MMIO space
  1361. * @writeq_lock: spin lock
  1362. *
  1363. * Glue for handling an atomic 64 bit word to MMIO. This special handling takes
  1364. * care of 32 bit environment where its not quarenteed to send the entire word
  1365. * in one transfer.
  1366. */
  1367. #ifndef writeq
  1368. static inline void _base_writeq(__u64 b, volatile void __iomem *addr,
  1369. spinlock_t *writeq_lock)
  1370. {
  1371. unsigned long flags;
  1372. __u64 data_out = cpu_to_le64(b);
  1373. spin_lock_irqsave(writeq_lock, flags);
  1374. writel((u32)(data_out), addr);
  1375. writel((u32)(data_out >> 32), (addr + 4));
  1376. spin_unlock_irqrestore(writeq_lock, flags);
  1377. }
  1378. #else
  1379. static inline void _base_writeq(__u64 b, volatile void __iomem *addr,
  1380. spinlock_t *writeq_lock)
  1381. {
  1382. writeq(cpu_to_le64(b), addr);
  1383. }
  1384. #endif
  1385. /**
  1386. * mpt2sas_base_put_smid_scsi_io - send SCSI_IO request to firmware
  1387. * @ioc: per adapter object
  1388. * @smid: system request message index
  1389. * @handle: device handle
  1390. *
  1391. * Return nothing.
  1392. */
  1393. void
  1394. mpt2sas_base_put_smid_scsi_io(struct MPT2SAS_ADAPTER *ioc, u16 smid, u16 handle)
  1395. {
  1396. Mpi2RequestDescriptorUnion_t descriptor;
  1397. u64 *request = (u64 *)&descriptor;
  1398. descriptor.SCSIIO.RequestFlags = MPI2_REQ_DESCRIPT_FLAGS_SCSI_IO;
  1399. descriptor.SCSIIO.MSIxIndex = 0; /* TODO */
  1400. descriptor.SCSIIO.SMID = cpu_to_le16(smid);
  1401. descriptor.SCSIIO.DevHandle = cpu_to_le16(handle);
  1402. descriptor.SCSIIO.LMID = 0;
  1403. _base_writeq(*request, &ioc->chip->RequestDescriptorPostLow,
  1404. &ioc->scsi_lookup_lock);
  1405. }
  1406. /**
  1407. * mpt2sas_base_put_smid_hi_priority - send Task Managment request to firmware
  1408. * @ioc: per adapter object
  1409. * @smid: system request message index
  1410. *
  1411. * Return nothing.
  1412. */
  1413. void
  1414. mpt2sas_base_put_smid_hi_priority(struct MPT2SAS_ADAPTER *ioc, u16 smid)
  1415. {
  1416. Mpi2RequestDescriptorUnion_t descriptor;
  1417. u64 *request = (u64 *)&descriptor;
  1418. descriptor.HighPriority.RequestFlags =
  1419. MPI2_REQ_DESCRIPT_FLAGS_HIGH_PRIORITY;
  1420. descriptor.HighPriority.MSIxIndex = 0; /* TODO */
  1421. descriptor.HighPriority.SMID = cpu_to_le16(smid);
  1422. descriptor.HighPriority.LMID = 0;
  1423. descriptor.HighPriority.Reserved1 = 0;
  1424. _base_writeq(*request, &ioc->chip->RequestDescriptorPostLow,
  1425. &ioc->scsi_lookup_lock);
  1426. }
  1427. /**
  1428. * mpt2sas_base_put_smid_default - Default, primarily used for config pages
  1429. * @ioc: per adapter object
  1430. * @smid: system request message index
  1431. *
  1432. * Return nothing.
  1433. */
  1434. void
  1435. mpt2sas_base_put_smid_default(struct MPT2SAS_ADAPTER *ioc, u16 smid)
  1436. {
  1437. Mpi2RequestDescriptorUnion_t descriptor;
  1438. u64 *request = (u64 *)&descriptor;
  1439. descriptor.Default.RequestFlags = MPI2_REQ_DESCRIPT_FLAGS_DEFAULT_TYPE;
  1440. descriptor.Default.MSIxIndex = 0; /* TODO */
  1441. descriptor.Default.SMID = cpu_to_le16(smid);
  1442. descriptor.Default.LMID = 0;
  1443. descriptor.Default.DescriptorTypeDependent = 0;
  1444. _base_writeq(*request, &ioc->chip->RequestDescriptorPostLow,
  1445. &ioc->scsi_lookup_lock);
  1446. }
  1447. /**
  1448. * mpt2sas_base_put_smid_target_assist - send Target Assist/Status to firmware
  1449. * @ioc: per adapter object
  1450. * @smid: system request message index
  1451. * @io_index: value used to track the IO
  1452. *
  1453. * Return nothing.
  1454. */
  1455. void
  1456. mpt2sas_base_put_smid_target_assist(struct MPT2SAS_ADAPTER *ioc, u16 smid,
  1457. u16 io_index)
  1458. {
  1459. Mpi2RequestDescriptorUnion_t descriptor;
  1460. u64 *request = (u64 *)&descriptor;
  1461. descriptor.SCSITarget.RequestFlags =
  1462. MPI2_REQ_DESCRIPT_FLAGS_SCSI_TARGET;
  1463. descriptor.SCSITarget.MSIxIndex = 0; /* TODO */
  1464. descriptor.SCSITarget.SMID = cpu_to_le16(smid);
  1465. descriptor.SCSITarget.LMID = 0;
  1466. descriptor.SCSITarget.IoIndex = cpu_to_le16(io_index);
  1467. _base_writeq(*request, &ioc->chip->RequestDescriptorPostLow,
  1468. &ioc->scsi_lookup_lock);
  1469. }
  1470. /**
  1471. * _base_display_dell_branding - Disply branding string
  1472. * @ioc: per adapter object
  1473. *
  1474. * Return nothing.
  1475. */
  1476. static void
  1477. _base_display_dell_branding(struct MPT2SAS_ADAPTER *ioc)
  1478. {
  1479. char dell_branding[MPT2SAS_DELL_BRANDING_SIZE];
  1480. if (ioc->pdev->subsystem_vendor != PCI_VENDOR_ID_DELL)
  1481. return;
  1482. memset(dell_branding, 0, MPT2SAS_DELL_BRANDING_SIZE);
  1483. switch (ioc->pdev->subsystem_device) {
  1484. case MPT2SAS_DELL_6GBPS_SAS_HBA_SSDID:
  1485. strncpy(dell_branding, MPT2SAS_DELL_6GBPS_SAS_HBA_BRANDING,
  1486. MPT2SAS_DELL_BRANDING_SIZE - 1);
  1487. break;
  1488. case MPT2SAS_DELL_PERC_H200_ADAPTER_SSDID:
  1489. strncpy(dell_branding, MPT2SAS_DELL_PERC_H200_ADAPTER_BRANDING,
  1490. MPT2SAS_DELL_BRANDING_SIZE - 1);
  1491. break;
  1492. case MPT2SAS_DELL_PERC_H200_INTEGRATED_SSDID:
  1493. strncpy(dell_branding,
  1494. MPT2SAS_DELL_PERC_H200_INTEGRATED_BRANDING,
  1495. MPT2SAS_DELL_BRANDING_SIZE - 1);
  1496. break;
  1497. case MPT2SAS_DELL_PERC_H200_MODULAR_SSDID:
  1498. strncpy(dell_branding,
  1499. MPT2SAS_DELL_PERC_H200_MODULAR_BRANDING,
  1500. MPT2SAS_DELL_BRANDING_SIZE - 1);
  1501. break;
  1502. case MPT2SAS_DELL_PERC_H200_EMBEDDED_SSDID:
  1503. strncpy(dell_branding,
  1504. MPT2SAS_DELL_PERC_H200_EMBEDDED_BRANDING,
  1505. MPT2SAS_DELL_BRANDING_SIZE - 1);
  1506. break;
  1507. case MPT2SAS_DELL_PERC_H200_SSDID:
  1508. strncpy(dell_branding, MPT2SAS_DELL_PERC_H200_BRANDING,
  1509. MPT2SAS_DELL_BRANDING_SIZE - 1);
  1510. break;
  1511. case MPT2SAS_DELL_6GBPS_SAS_SSDID:
  1512. strncpy(dell_branding, MPT2SAS_DELL_6GBPS_SAS_BRANDING,
  1513. MPT2SAS_DELL_BRANDING_SIZE - 1);
  1514. break;
  1515. default:
  1516. sprintf(dell_branding, "0x%4X", ioc->pdev->subsystem_device);
  1517. break;
  1518. }
  1519. printk(MPT2SAS_INFO_FMT "%s: Vendor(0x%04X), Device(0x%04X),"
  1520. " SSVID(0x%04X), SSDID(0x%04X)\n", ioc->name, dell_branding,
  1521. ioc->pdev->vendor, ioc->pdev->device, ioc->pdev->subsystem_vendor,
  1522. ioc->pdev->subsystem_device);
  1523. }
  1524. /**
  1525. * _base_display_ioc_capabilities - Disply IOC's capabilities.
  1526. * @ioc: per adapter object
  1527. *
  1528. * Return nothing.
  1529. */
  1530. static void
  1531. _base_display_ioc_capabilities(struct MPT2SAS_ADAPTER *ioc)
  1532. {
  1533. int i = 0;
  1534. char desc[16];
  1535. u8 revision;
  1536. u32 iounit_pg1_flags;
  1537. pci_read_config_byte(ioc->pdev, PCI_CLASS_REVISION, &revision);
  1538. strncpy(desc, ioc->manu_pg0.ChipName, 16);
  1539. printk(MPT2SAS_INFO_FMT "%s: FWVersion(%02d.%02d.%02d.%02d), "
  1540. "ChipRevision(0x%02x), BiosVersion(%02d.%02d.%02d.%02d)\n",
  1541. ioc->name, desc,
  1542. (ioc->facts.FWVersion.Word & 0xFF000000) >> 24,
  1543. (ioc->facts.FWVersion.Word & 0x00FF0000) >> 16,
  1544. (ioc->facts.FWVersion.Word & 0x0000FF00) >> 8,
  1545. ioc->facts.FWVersion.Word & 0x000000FF,
  1546. revision,
  1547. (ioc->bios_pg3.BiosVersion & 0xFF000000) >> 24,
  1548. (ioc->bios_pg3.BiosVersion & 0x00FF0000) >> 16,
  1549. (ioc->bios_pg3.BiosVersion & 0x0000FF00) >> 8,
  1550. ioc->bios_pg3.BiosVersion & 0x000000FF);
  1551. _base_display_dell_branding(ioc);
  1552. printk(MPT2SAS_INFO_FMT "Protocol=(", ioc->name);
  1553. if (ioc->facts.ProtocolFlags & MPI2_IOCFACTS_PROTOCOL_SCSI_INITIATOR) {
  1554. printk("Initiator");
  1555. i++;
  1556. }
  1557. if (ioc->facts.ProtocolFlags & MPI2_IOCFACTS_PROTOCOL_SCSI_TARGET) {
  1558. printk("%sTarget", i ? "," : "");
  1559. i++;
  1560. }
  1561. i = 0;
  1562. printk("), ");
  1563. printk("Capabilities=(");
  1564. if (ioc->facts.IOCCapabilities &
  1565. MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID) {
  1566. printk("Raid");
  1567. i++;
  1568. }
  1569. if (ioc->facts.IOCCapabilities & MPI2_IOCFACTS_CAPABILITY_TLR) {
  1570. printk("%sTLR", i ? "," : "");
  1571. i++;
  1572. }
  1573. if (ioc->facts.IOCCapabilities & MPI2_IOCFACTS_CAPABILITY_MULTICAST) {
  1574. printk("%sMulticast", i ? "," : "");
  1575. i++;
  1576. }
  1577. if (ioc->facts.IOCCapabilities &
  1578. MPI2_IOCFACTS_CAPABILITY_BIDIRECTIONAL_TARGET) {
  1579. printk("%sBIDI Target", i ? "," : "");
  1580. i++;
  1581. }
  1582. if (ioc->facts.IOCCapabilities & MPI2_IOCFACTS_CAPABILITY_EEDP) {
  1583. printk("%sEEDP", i ? "," : "");
  1584. i++;
  1585. }
  1586. if (ioc->facts.IOCCapabilities &
  1587. MPI2_IOCFACTS_CAPABILITY_SNAPSHOT_BUFFER) {
  1588. printk("%sSnapshot Buffer", i ? "," : "");
  1589. i++;
  1590. }
  1591. if (ioc->facts.IOCCapabilities &
  1592. MPI2_IOCFACTS_CAPABILITY_DIAG_TRACE_BUFFER) {
  1593. printk("%sDiag Trace Buffer", i ? "," : "");
  1594. i++;
  1595. }
  1596. if (ioc->facts.IOCCapabilities &
  1597. MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER) {
  1598. printk(KERN_INFO "%sDiag Extended Buffer", i ? "," : "");
  1599. i++;
  1600. }
  1601. if (ioc->facts.IOCCapabilities &
  1602. MPI2_IOCFACTS_CAPABILITY_TASK_SET_FULL_HANDLING) {
  1603. printk("%sTask Set Full", i ? "," : "");
  1604. i++;
  1605. }
  1606. iounit_pg1_flags = le32_to_cpu(ioc->iounit_pg1.Flags);
  1607. if (!(iounit_pg1_flags & MPI2_IOUNITPAGE1_NATIVE_COMMAND_Q_DISABLE)) {
  1608. printk("%sNCQ", i ? "," : "");
  1609. i++;
  1610. }
  1611. printk(")\n");
  1612. }
  1613. /**
  1614. * _base_static_config_pages - static start of day config pages
  1615. * @ioc: per adapter object
  1616. *
  1617. * Return nothing.
  1618. */
  1619. static void
  1620. _base_static_config_pages(struct MPT2SAS_ADAPTER *ioc)
  1621. {
  1622. Mpi2ConfigReply_t mpi_reply;
  1623. u32 iounit_pg1_flags;
  1624. mpt2sas_config_get_manufacturing_pg0(ioc, &mpi_reply, &ioc->manu_pg0);
  1625. if (ioc->ir_firmware)
  1626. mpt2sas_config_get_manufacturing_pg10(ioc, &mpi_reply,
  1627. &ioc->manu_pg10);
  1628. mpt2sas_config_get_bios_pg2(ioc, &mpi_reply, &ioc->bios_pg2);
  1629. mpt2sas_config_get_bios_pg3(ioc, &mpi_reply, &ioc->bios_pg3);
  1630. mpt2sas_config_get_ioc_pg8(ioc, &mpi_reply, &ioc->ioc_pg8);
  1631. mpt2sas_config_get_iounit_pg0(ioc, &mpi_reply, &ioc->iounit_pg0);
  1632. mpt2sas_config_get_iounit_pg1(ioc, &mpi_reply, &ioc->iounit_pg1);
  1633. _base_display_ioc_capabilities(ioc);

Large files files are truncated, but you can click here to view the full file