PageRenderTime 21ms CodeModel.GetById 14ms app.highlight 2ms RepoModel.GetById 1ms app.codeStats 0ms

/media/libtheora/lib/arm/armopts.s

http://github.com/zpao/v8monkey
Assembly | 39 lines | 6 code | 7 blank | 26 comment | 0 complexity | fd4550bfcd9fdb0100c96128fb508005 MD5 | raw file
 1;********************************************************************
 2;*                                                                  *
 3;* THIS FILE IS PART OF THE OggTheora SOFTWARE CODEC SOURCE CODE.   *
 4;* USE, DISTRIBUTION AND REPRODUCTION OF THIS LIBRARY SOURCE IS     *
 5;* GOVERNED BY A BSD-STYLE SOURCE LICENSE INCLUDED WITH THIS SOURCE *
 6;* IN 'COPYING'. PLEASE READ THESE TERMS BEFORE DISTRIBUTING.       *
 7;*                                                                  *
 8;* THE Theora SOURCE CODE IS COPYRIGHT (C) 2002-2010                *
 9;* by the Xiph.Org Foundation and contributors http://www.xiph.org/ *
10;*                                                                  *
11;********************************************************************
12; Original implementation:
13;  Copyright (C) 2009 Robin Watts for Pinknoise Productions Ltd
14; last mod: $Id: armopts.s.in 17430 2010-09-22 21:54:09Z tterribe $
15;********************************************************************
16
17; Set the following to 1 if we have EDSP instructions
18;  (LDRD/STRD, etc., ARMv5E and later).
19OC_ARM_ASM_EDSP		*	1
20
21; Set the following to 1 if we have ARMv6 media instructions.
22OC_ARM_ASM_MEDIA	*	1
23
24; Set the following to 1 if we have NEON (some ARMv7)
25OC_ARM_ASM_NEON		*	1
26
27; Set the following to 1 if LDR/STR can work on unaligned addresses
28; This is assumed to be true for ARMv6 and later code
29OC_ARM_CAN_UNALIGN	*	0
30
31; Large unaligned loads and stores are often configured to cause an exception.
32; They cause an 8 cycle stall when they cross a 128-bit (load) or 64-bit (store)
33;  boundary, so it's usually a bad idea to use them anyway if they can be
34;  avoided.
35
36; Set the following to 1 if LDRD/STRD can work on unaligned addresses
37OC_ARM_CAN_UNALIGN_LDRD	*	0
38
39	END