PageRenderTime 63ms CodeModel.GetById 24ms RepoModel.GetById 0ms app.codeStats 1ms

/drivers/hwmon/w83781d.c

https://bitbucket.org/abioy/linux
C | 2042 lines | 1637 code | 258 blank | 147 comment | 335 complexity | d2afdbb8496753201bb182fb72b651bf MD5 | raw file
Possible License(s): CC-BY-SA-3.0, GPL-2.0, LGPL-2.0, AGPL-1.0
  1. /*
  2. w83781d.c - Part of lm_sensors, Linux kernel modules for hardware
  3. monitoring
  4. Copyright (c) 1998 - 2001 Frodo Looijaard <frodol@dds.nl>,
  5. Philip Edelbrock <phil@netroedge.com>,
  6. and Mark Studebaker <mdsxyz123@yahoo.com>
  7. Copyright (c) 2007 - 2008 Jean Delvare <khali@linux-fr.org>
  8. This program is free software; you can redistribute it and/or modify
  9. it under the terms of the GNU General Public License as published by
  10. the Free Software Foundation; either version 2 of the License, or
  11. (at your option) any later version.
  12. This program is distributed in the hope that it will be useful,
  13. but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. GNU General Public License for more details.
  16. You should have received a copy of the GNU General Public License
  17. along with this program; if not, write to the Free Software
  18. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  19. */
  20. /*
  21. Supports following chips:
  22. Chip #vin #fanin #pwm #temp wchipid vendid i2c ISA
  23. as99127f 7 3 0 3 0x31 0x12c3 yes no
  24. as99127f rev.2 (type_name = as99127f) 0x31 0x5ca3 yes no
  25. w83781d 7 3 0 3 0x10-1 0x5ca3 yes yes
  26. w83782d 9 3 2-4 3 0x30 0x5ca3 yes yes
  27. w83783s 5-6 3 2 1-2 0x40 0x5ca3 yes no
  28. */
  29. #include <linux/module.h>
  30. #include <linux/init.h>
  31. #include <linux/slab.h>
  32. #include <linux/jiffies.h>
  33. #include <linux/i2c.h>
  34. #include <linux/hwmon.h>
  35. #include <linux/hwmon-vid.h>
  36. #include <linux/hwmon-sysfs.h>
  37. #include <linux/sysfs.h>
  38. #include <linux/err.h>
  39. #include <linux/mutex.h>
  40. #ifdef CONFIG_ISA
  41. #include <linux/platform_device.h>
  42. #include <linux/ioport.h>
  43. #include <linux/io.h>
  44. #endif
  45. #include "lm75.h"
  46. /* Addresses to scan */
  47. static const unsigned short normal_i2c[] = { 0x28, 0x29, 0x2a, 0x2b, 0x2c, 0x2d,
  48. 0x2e, 0x2f, I2C_CLIENT_END };
  49. enum chips { w83781d, w83782d, w83783s, as99127f };
  50. /* Insmod parameters */
  51. static unsigned short force_subclients[4];
  52. module_param_array(force_subclients, short, NULL, 0);
  53. MODULE_PARM_DESC(force_subclients, "List of subclient addresses: "
  54. "{bus, clientaddr, subclientaddr1, subclientaddr2}");
  55. static int reset;
  56. module_param(reset, bool, 0);
  57. MODULE_PARM_DESC(reset, "Set to one to reset chip on load");
  58. static int init = 1;
  59. module_param(init, bool, 0);
  60. MODULE_PARM_DESC(init, "Set to zero to bypass chip initialization");
  61. /* Constants specified below */
  62. /* Length of ISA address segment */
  63. #define W83781D_EXTENT 8
  64. /* Where are the ISA address/data registers relative to the base address */
  65. #define W83781D_ADDR_REG_OFFSET 5
  66. #define W83781D_DATA_REG_OFFSET 6
  67. /* The device registers */
  68. /* in nr from 0 to 8 */
  69. #define W83781D_REG_IN_MAX(nr) ((nr < 7) ? (0x2b + (nr) * 2) : \
  70. (0x554 + (((nr) - 7) * 2)))
  71. #define W83781D_REG_IN_MIN(nr) ((nr < 7) ? (0x2c + (nr) * 2) : \
  72. (0x555 + (((nr) - 7) * 2)))
  73. #define W83781D_REG_IN(nr) ((nr < 7) ? (0x20 + (nr)) : \
  74. (0x550 + (nr) - 7))
  75. /* fan nr from 0 to 2 */
  76. #define W83781D_REG_FAN_MIN(nr) (0x3b + (nr))
  77. #define W83781D_REG_FAN(nr) (0x28 + (nr))
  78. #define W83781D_REG_BANK 0x4E
  79. #define W83781D_REG_TEMP2_CONFIG 0x152
  80. #define W83781D_REG_TEMP3_CONFIG 0x252
  81. /* temp nr from 1 to 3 */
  82. #define W83781D_REG_TEMP(nr) ((nr == 3) ? (0x0250) : \
  83. ((nr == 2) ? (0x0150) : \
  84. (0x27)))
  85. #define W83781D_REG_TEMP_HYST(nr) ((nr == 3) ? (0x253) : \
  86. ((nr == 2) ? (0x153) : \
  87. (0x3A)))
  88. #define W83781D_REG_TEMP_OVER(nr) ((nr == 3) ? (0x255) : \
  89. ((nr == 2) ? (0x155) : \
  90. (0x39)))
  91. #define W83781D_REG_CONFIG 0x40
  92. /* Interrupt status (W83781D, AS99127F) */
  93. #define W83781D_REG_ALARM1 0x41
  94. #define W83781D_REG_ALARM2 0x42
  95. /* Real-time status (W83782D, W83783S) */
  96. #define W83782D_REG_ALARM1 0x459
  97. #define W83782D_REG_ALARM2 0x45A
  98. #define W83782D_REG_ALARM3 0x45B
  99. #define W83781D_REG_BEEP_CONFIG 0x4D
  100. #define W83781D_REG_BEEP_INTS1 0x56
  101. #define W83781D_REG_BEEP_INTS2 0x57
  102. #define W83781D_REG_BEEP_INTS3 0x453 /* not on W83781D */
  103. #define W83781D_REG_VID_FANDIV 0x47
  104. #define W83781D_REG_CHIPID 0x49
  105. #define W83781D_REG_WCHIPID 0x58
  106. #define W83781D_REG_CHIPMAN 0x4F
  107. #define W83781D_REG_PIN 0x4B
  108. /* 782D/783S only */
  109. #define W83781D_REG_VBAT 0x5D
  110. /* PWM 782D (1-4) and 783S (1-2) only */
  111. static const u8 W83781D_REG_PWM[] = { 0x5B, 0x5A, 0x5E, 0x5F };
  112. #define W83781D_REG_PWMCLK12 0x5C
  113. #define W83781D_REG_PWMCLK34 0x45C
  114. #define W83781D_REG_I2C_ADDR 0x48
  115. #define W83781D_REG_I2C_SUBADDR 0x4A
  116. /* The following are undocumented in the data sheets however we
  117. received the information in an email from Winbond tech support */
  118. /* Sensor selection - not on 781d */
  119. #define W83781D_REG_SCFG1 0x5D
  120. static const u8 BIT_SCFG1[] = { 0x02, 0x04, 0x08 };
  121. #define W83781D_REG_SCFG2 0x59
  122. static const u8 BIT_SCFG2[] = { 0x10, 0x20, 0x40 };
  123. #define W83781D_DEFAULT_BETA 3435
  124. /* Conversions */
  125. #define IN_TO_REG(val) SENSORS_LIMIT(((val) + 8) / 16, 0, 255)
  126. #define IN_FROM_REG(val) ((val) * 16)
  127. static inline u8
  128. FAN_TO_REG(long rpm, int div)
  129. {
  130. if (rpm == 0)
  131. return 255;
  132. rpm = SENSORS_LIMIT(rpm, 1, 1000000);
  133. return SENSORS_LIMIT((1350000 + rpm * div / 2) / (rpm * div), 1, 254);
  134. }
  135. static inline long
  136. FAN_FROM_REG(u8 val, int div)
  137. {
  138. if (val == 0)
  139. return -1;
  140. if (val == 255)
  141. return 0;
  142. return 1350000 / (val * div);
  143. }
  144. #define TEMP_TO_REG(val) SENSORS_LIMIT((val) / 1000, -127, 128)
  145. #define TEMP_FROM_REG(val) ((val) * 1000)
  146. #define BEEP_MASK_FROM_REG(val,type) ((type) == as99127f ? \
  147. (~(val)) & 0x7fff : (val) & 0xff7fff)
  148. #define BEEP_MASK_TO_REG(val,type) ((type) == as99127f ? \
  149. (~(val)) & 0x7fff : (val) & 0xff7fff)
  150. #define DIV_FROM_REG(val) (1 << (val))
  151. static inline u8
  152. DIV_TO_REG(long val, enum chips type)
  153. {
  154. int i;
  155. val = SENSORS_LIMIT(val, 1,
  156. ((type == w83781d
  157. || type == as99127f) ? 8 : 128)) >> 1;
  158. for (i = 0; i < 7; i++) {
  159. if (val == 0)
  160. break;
  161. val >>= 1;
  162. }
  163. return i;
  164. }
  165. struct w83781d_data {
  166. struct i2c_client *client;
  167. struct device *hwmon_dev;
  168. struct mutex lock;
  169. enum chips type;
  170. /* For ISA device only */
  171. const char *name;
  172. int isa_addr;
  173. struct mutex update_lock;
  174. char valid; /* !=0 if following fields are valid */
  175. unsigned long last_updated; /* In jiffies */
  176. struct i2c_client *lm75[2]; /* for secondary I2C addresses */
  177. /* array of 2 pointers to subclients */
  178. u8 in[9]; /* Register value - 8 & 9 for 782D only */
  179. u8 in_max[9]; /* Register value - 8 & 9 for 782D only */
  180. u8 in_min[9]; /* Register value - 8 & 9 for 782D only */
  181. u8 fan[3]; /* Register value */
  182. u8 fan_min[3]; /* Register value */
  183. s8 temp; /* Register value */
  184. s8 temp_max; /* Register value */
  185. s8 temp_max_hyst; /* Register value */
  186. u16 temp_add[2]; /* Register value */
  187. u16 temp_max_add[2]; /* Register value */
  188. u16 temp_max_hyst_add[2]; /* Register value */
  189. u8 fan_div[3]; /* Register encoding, shifted right */
  190. u8 vid; /* Register encoding, combined */
  191. u32 alarms; /* Register encoding, combined */
  192. u32 beep_mask; /* Register encoding, combined */
  193. u8 pwm[4]; /* Register value */
  194. u8 pwm2_enable; /* Boolean */
  195. u16 sens[3]; /* 782D/783S only.
  196. 1 = pentium diode; 2 = 3904 diode;
  197. 4 = thermistor */
  198. u8 vrm;
  199. };
  200. static struct w83781d_data *w83781d_data_if_isa(void);
  201. static int w83781d_alias_detect(struct i2c_client *client, u8 chipid);
  202. static int w83781d_read_value(struct w83781d_data *data, u16 reg);
  203. static int w83781d_write_value(struct w83781d_data *data, u16 reg, u16 value);
  204. static struct w83781d_data *w83781d_update_device(struct device *dev);
  205. static void w83781d_init_device(struct device *dev);
  206. /* following are the sysfs callback functions */
  207. #define show_in_reg(reg) \
  208. static ssize_t show_##reg (struct device *dev, struct device_attribute *da, \
  209. char *buf) \
  210. { \
  211. struct sensor_device_attribute *attr = to_sensor_dev_attr(da); \
  212. struct w83781d_data *data = w83781d_update_device(dev); \
  213. return sprintf(buf, "%ld\n", \
  214. (long)IN_FROM_REG(data->reg[attr->index])); \
  215. }
  216. show_in_reg(in);
  217. show_in_reg(in_min);
  218. show_in_reg(in_max);
  219. #define store_in_reg(REG, reg) \
  220. static ssize_t store_in_##reg (struct device *dev, struct device_attribute \
  221. *da, const char *buf, size_t count) \
  222. { \
  223. struct sensor_device_attribute *attr = to_sensor_dev_attr(da); \
  224. struct w83781d_data *data = dev_get_drvdata(dev); \
  225. int nr = attr->index; \
  226. u32 val; \
  227. \
  228. val = simple_strtoul(buf, NULL, 10); \
  229. \
  230. mutex_lock(&data->update_lock); \
  231. data->in_##reg[nr] = IN_TO_REG(val); \
  232. w83781d_write_value(data, W83781D_REG_IN_##REG(nr), data->in_##reg[nr]); \
  233. \
  234. mutex_unlock(&data->update_lock); \
  235. return count; \
  236. }
  237. store_in_reg(MIN, min);
  238. store_in_reg(MAX, max);
  239. #define sysfs_in_offsets(offset) \
  240. static SENSOR_DEVICE_ATTR(in##offset##_input, S_IRUGO, \
  241. show_in, NULL, offset); \
  242. static SENSOR_DEVICE_ATTR(in##offset##_min, S_IRUGO | S_IWUSR, \
  243. show_in_min, store_in_min, offset); \
  244. static SENSOR_DEVICE_ATTR(in##offset##_max, S_IRUGO | S_IWUSR, \
  245. show_in_max, store_in_max, offset)
  246. sysfs_in_offsets(0);
  247. sysfs_in_offsets(1);
  248. sysfs_in_offsets(2);
  249. sysfs_in_offsets(3);
  250. sysfs_in_offsets(4);
  251. sysfs_in_offsets(5);
  252. sysfs_in_offsets(6);
  253. sysfs_in_offsets(7);
  254. sysfs_in_offsets(8);
  255. #define show_fan_reg(reg) \
  256. static ssize_t show_##reg (struct device *dev, struct device_attribute *da, \
  257. char *buf) \
  258. { \
  259. struct sensor_device_attribute *attr = to_sensor_dev_attr(da); \
  260. struct w83781d_data *data = w83781d_update_device(dev); \
  261. return sprintf(buf,"%ld\n", \
  262. FAN_FROM_REG(data->reg[attr->index], \
  263. DIV_FROM_REG(data->fan_div[attr->index]))); \
  264. }
  265. show_fan_reg(fan);
  266. show_fan_reg(fan_min);
  267. static ssize_t
  268. store_fan_min(struct device *dev, struct device_attribute *da,
  269. const char *buf, size_t count)
  270. {
  271. struct sensor_device_attribute *attr = to_sensor_dev_attr(da);
  272. struct w83781d_data *data = dev_get_drvdata(dev);
  273. int nr = attr->index;
  274. u32 val;
  275. val = simple_strtoul(buf, NULL, 10);
  276. mutex_lock(&data->update_lock);
  277. data->fan_min[nr] =
  278. FAN_TO_REG(val, DIV_FROM_REG(data->fan_div[nr]));
  279. w83781d_write_value(data, W83781D_REG_FAN_MIN(nr),
  280. data->fan_min[nr]);
  281. mutex_unlock(&data->update_lock);
  282. return count;
  283. }
  284. static SENSOR_DEVICE_ATTR(fan1_input, S_IRUGO, show_fan, NULL, 0);
  285. static SENSOR_DEVICE_ATTR(fan1_min, S_IRUGO | S_IWUSR,
  286. show_fan_min, store_fan_min, 0);
  287. static SENSOR_DEVICE_ATTR(fan2_input, S_IRUGO, show_fan, NULL, 1);
  288. static SENSOR_DEVICE_ATTR(fan2_min, S_IRUGO | S_IWUSR,
  289. show_fan_min, store_fan_min, 1);
  290. static SENSOR_DEVICE_ATTR(fan3_input, S_IRUGO, show_fan, NULL, 2);
  291. static SENSOR_DEVICE_ATTR(fan3_min, S_IRUGO | S_IWUSR,
  292. show_fan_min, store_fan_min, 2);
  293. #define show_temp_reg(reg) \
  294. static ssize_t show_##reg (struct device *dev, struct device_attribute *da, \
  295. char *buf) \
  296. { \
  297. struct sensor_device_attribute *attr = to_sensor_dev_attr(da); \
  298. struct w83781d_data *data = w83781d_update_device(dev); \
  299. int nr = attr->index; \
  300. if (nr >= 2) { /* TEMP2 and TEMP3 */ \
  301. return sprintf(buf,"%d\n", \
  302. LM75_TEMP_FROM_REG(data->reg##_add[nr-2])); \
  303. } else { /* TEMP1 */ \
  304. return sprintf(buf,"%ld\n", (long)TEMP_FROM_REG(data->reg)); \
  305. } \
  306. }
  307. show_temp_reg(temp);
  308. show_temp_reg(temp_max);
  309. show_temp_reg(temp_max_hyst);
  310. #define store_temp_reg(REG, reg) \
  311. static ssize_t store_temp_##reg (struct device *dev, \
  312. struct device_attribute *da, const char *buf, size_t count) \
  313. { \
  314. struct sensor_device_attribute *attr = to_sensor_dev_attr(da); \
  315. struct w83781d_data *data = dev_get_drvdata(dev); \
  316. int nr = attr->index; \
  317. long val; \
  318. \
  319. val = simple_strtol(buf, NULL, 10); \
  320. \
  321. mutex_lock(&data->update_lock); \
  322. \
  323. if (nr >= 2) { /* TEMP2 and TEMP3 */ \
  324. data->temp_##reg##_add[nr-2] = LM75_TEMP_TO_REG(val); \
  325. w83781d_write_value(data, W83781D_REG_TEMP_##REG(nr), \
  326. data->temp_##reg##_add[nr-2]); \
  327. } else { /* TEMP1 */ \
  328. data->temp_##reg = TEMP_TO_REG(val); \
  329. w83781d_write_value(data, W83781D_REG_TEMP_##REG(nr), \
  330. data->temp_##reg); \
  331. } \
  332. \
  333. mutex_unlock(&data->update_lock); \
  334. return count; \
  335. }
  336. store_temp_reg(OVER, max);
  337. store_temp_reg(HYST, max_hyst);
  338. #define sysfs_temp_offsets(offset) \
  339. static SENSOR_DEVICE_ATTR(temp##offset##_input, S_IRUGO, \
  340. show_temp, NULL, offset); \
  341. static SENSOR_DEVICE_ATTR(temp##offset##_max, S_IRUGO | S_IWUSR, \
  342. show_temp_max, store_temp_max, offset); \
  343. static SENSOR_DEVICE_ATTR(temp##offset##_max_hyst, S_IRUGO | S_IWUSR, \
  344. show_temp_max_hyst, store_temp_max_hyst, offset);
  345. sysfs_temp_offsets(1);
  346. sysfs_temp_offsets(2);
  347. sysfs_temp_offsets(3);
  348. static ssize_t
  349. show_vid_reg(struct device *dev, struct device_attribute *attr, char *buf)
  350. {
  351. struct w83781d_data *data = w83781d_update_device(dev);
  352. return sprintf(buf, "%ld\n", (long) vid_from_reg(data->vid, data->vrm));
  353. }
  354. static DEVICE_ATTR(cpu0_vid, S_IRUGO, show_vid_reg, NULL);
  355. static ssize_t
  356. show_vrm_reg(struct device *dev, struct device_attribute *attr, char *buf)
  357. {
  358. struct w83781d_data *data = dev_get_drvdata(dev);
  359. return sprintf(buf, "%ld\n", (long) data->vrm);
  360. }
  361. static ssize_t
  362. store_vrm_reg(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)
  363. {
  364. struct w83781d_data *data = dev_get_drvdata(dev);
  365. u32 val;
  366. val = simple_strtoul(buf, NULL, 10);
  367. data->vrm = val;
  368. return count;
  369. }
  370. static DEVICE_ATTR(vrm, S_IRUGO | S_IWUSR, show_vrm_reg, store_vrm_reg);
  371. static ssize_t
  372. show_alarms_reg(struct device *dev, struct device_attribute *attr, char *buf)
  373. {
  374. struct w83781d_data *data = w83781d_update_device(dev);
  375. return sprintf(buf, "%u\n", data->alarms);
  376. }
  377. static DEVICE_ATTR(alarms, S_IRUGO, show_alarms_reg, NULL);
  378. static ssize_t show_alarm(struct device *dev, struct device_attribute *attr,
  379. char *buf)
  380. {
  381. struct w83781d_data *data = w83781d_update_device(dev);
  382. int bitnr = to_sensor_dev_attr(attr)->index;
  383. return sprintf(buf, "%u\n", (data->alarms >> bitnr) & 1);
  384. }
  385. /* The W83781D has a single alarm bit for temp2 and temp3 */
  386. static ssize_t show_temp3_alarm(struct device *dev,
  387. struct device_attribute *attr, char *buf)
  388. {
  389. struct w83781d_data *data = w83781d_update_device(dev);
  390. int bitnr = (data->type == w83781d) ? 5 : 13;
  391. return sprintf(buf, "%u\n", (data->alarms >> bitnr) & 1);
  392. }
  393. static SENSOR_DEVICE_ATTR(in0_alarm, S_IRUGO, show_alarm, NULL, 0);
  394. static SENSOR_DEVICE_ATTR(in1_alarm, S_IRUGO, show_alarm, NULL, 1);
  395. static SENSOR_DEVICE_ATTR(in2_alarm, S_IRUGO, show_alarm, NULL, 2);
  396. static SENSOR_DEVICE_ATTR(in3_alarm, S_IRUGO, show_alarm, NULL, 3);
  397. static SENSOR_DEVICE_ATTR(in4_alarm, S_IRUGO, show_alarm, NULL, 8);
  398. static SENSOR_DEVICE_ATTR(in5_alarm, S_IRUGO, show_alarm, NULL, 9);
  399. static SENSOR_DEVICE_ATTR(in6_alarm, S_IRUGO, show_alarm, NULL, 10);
  400. static SENSOR_DEVICE_ATTR(in7_alarm, S_IRUGO, show_alarm, NULL, 16);
  401. static SENSOR_DEVICE_ATTR(in8_alarm, S_IRUGO, show_alarm, NULL, 17);
  402. static SENSOR_DEVICE_ATTR(fan1_alarm, S_IRUGO, show_alarm, NULL, 6);
  403. static SENSOR_DEVICE_ATTR(fan2_alarm, S_IRUGO, show_alarm, NULL, 7);
  404. static SENSOR_DEVICE_ATTR(fan3_alarm, S_IRUGO, show_alarm, NULL, 11);
  405. static SENSOR_DEVICE_ATTR(temp1_alarm, S_IRUGO, show_alarm, NULL, 4);
  406. static SENSOR_DEVICE_ATTR(temp2_alarm, S_IRUGO, show_alarm, NULL, 5);
  407. static SENSOR_DEVICE_ATTR(temp3_alarm, S_IRUGO, show_temp3_alarm, NULL, 0);
  408. static ssize_t show_beep_mask (struct device *dev, struct device_attribute *attr, char *buf)
  409. {
  410. struct w83781d_data *data = w83781d_update_device(dev);
  411. return sprintf(buf, "%ld\n",
  412. (long)BEEP_MASK_FROM_REG(data->beep_mask, data->type));
  413. }
  414. static ssize_t
  415. store_beep_mask(struct device *dev, struct device_attribute *attr,
  416. const char *buf, size_t count)
  417. {
  418. struct w83781d_data *data = dev_get_drvdata(dev);
  419. u32 val;
  420. val = simple_strtoul(buf, NULL, 10);
  421. mutex_lock(&data->update_lock);
  422. data->beep_mask &= 0x8000; /* preserve beep enable */
  423. data->beep_mask |= BEEP_MASK_TO_REG(val, data->type);
  424. w83781d_write_value(data, W83781D_REG_BEEP_INTS1,
  425. data->beep_mask & 0xff);
  426. w83781d_write_value(data, W83781D_REG_BEEP_INTS2,
  427. (data->beep_mask >> 8) & 0xff);
  428. if (data->type != w83781d && data->type != as99127f) {
  429. w83781d_write_value(data, W83781D_REG_BEEP_INTS3,
  430. ((data->beep_mask) >> 16) & 0xff);
  431. }
  432. mutex_unlock(&data->update_lock);
  433. return count;
  434. }
  435. static DEVICE_ATTR(beep_mask, S_IRUGO | S_IWUSR,
  436. show_beep_mask, store_beep_mask);
  437. static ssize_t show_beep(struct device *dev, struct device_attribute *attr,
  438. char *buf)
  439. {
  440. struct w83781d_data *data = w83781d_update_device(dev);
  441. int bitnr = to_sensor_dev_attr(attr)->index;
  442. return sprintf(buf, "%u\n", (data->beep_mask >> bitnr) & 1);
  443. }
  444. static ssize_t
  445. store_beep(struct device *dev, struct device_attribute *attr,
  446. const char *buf, size_t count)
  447. {
  448. struct w83781d_data *data = dev_get_drvdata(dev);
  449. int bitnr = to_sensor_dev_attr(attr)->index;
  450. unsigned long bit;
  451. u8 reg;
  452. bit = simple_strtoul(buf, NULL, 10);
  453. if (bit & ~1)
  454. return -EINVAL;
  455. mutex_lock(&data->update_lock);
  456. if (bit)
  457. data->beep_mask |= (1 << bitnr);
  458. else
  459. data->beep_mask &= ~(1 << bitnr);
  460. if (bitnr < 8) {
  461. reg = w83781d_read_value(data, W83781D_REG_BEEP_INTS1);
  462. if (bit)
  463. reg |= (1 << bitnr);
  464. else
  465. reg &= ~(1 << bitnr);
  466. w83781d_write_value(data, W83781D_REG_BEEP_INTS1, reg);
  467. } else if (bitnr < 16) {
  468. reg = w83781d_read_value(data, W83781D_REG_BEEP_INTS2);
  469. if (bit)
  470. reg |= (1 << (bitnr - 8));
  471. else
  472. reg &= ~(1 << (bitnr - 8));
  473. w83781d_write_value(data, W83781D_REG_BEEP_INTS2, reg);
  474. } else {
  475. reg = w83781d_read_value(data, W83781D_REG_BEEP_INTS3);
  476. if (bit)
  477. reg |= (1 << (bitnr - 16));
  478. else
  479. reg &= ~(1 << (bitnr - 16));
  480. w83781d_write_value(data, W83781D_REG_BEEP_INTS3, reg);
  481. }
  482. mutex_unlock(&data->update_lock);
  483. return count;
  484. }
  485. /* The W83781D has a single beep bit for temp2 and temp3 */
  486. static ssize_t show_temp3_beep(struct device *dev,
  487. struct device_attribute *attr, char *buf)
  488. {
  489. struct w83781d_data *data = w83781d_update_device(dev);
  490. int bitnr = (data->type == w83781d) ? 5 : 13;
  491. return sprintf(buf, "%u\n", (data->beep_mask >> bitnr) & 1);
  492. }
  493. static SENSOR_DEVICE_ATTR(in0_beep, S_IRUGO | S_IWUSR,
  494. show_beep, store_beep, 0);
  495. static SENSOR_DEVICE_ATTR(in1_beep, S_IRUGO | S_IWUSR,
  496. show_beep, store_beep, 1);
  497. static SENSOR_DEVICE_ATTR(in2_beep, S_IRUGO | S_IWUSR,
  498. show_beep, store_beep, 2);
  499. static SENSOR_DEVICE_ATTR(in3_beep, S_IRUGO | S_IWUSR,
  500. show_beep, store_beep, 3);
  501. static SENSOR_DEVICE_ATTR(in4_beep, S_IRUGO | S_IWUSR,
  502. show_beep, store_beep, 8);
  503. static SENSOR_DEVICE_ATTR(in5_beep, S_IRUGO | S_IWUSR,
  504. show_beep, store_beep, 9);
  505. static SENSOR_DEVICE_ATTR(in6_beep, S_IRUGO | S_IWUSR,
  506. show_beep, store_beep, 10);
  507. static SENSOR_DEVICE_ATTR(in7_beep, S_IRUGO | S_IWUSR,
  508. show_beep, store_beep, 16);
  509. static SENSOR_DEVICE_ATTR(in8_beep, S_IRUGO | S_IWUSR,
  510. show_beep, store_beep, 17);
  511. static SENSOR_DEVICE_ATTR(fan1_beep, S_IRUGO | S_IWUSR,
  512. show_beep, store_beep, 6);
  513. static SENSOR_DEVICE_ATTR(fan2_beep, S_IRUGO | S_IWUSR,
  514. show_beep, store_beep, 7);
  515. static SENSOR_DEVICE_ATTR(fan3_beep, S_IRUGO | S_IWUSR,
  516. show_beep, store_beep, 11);
  517. static SENSOR_DEVICE_ATTR(temp1_beep, S_IRUGO | S_IWUSR,
  518. show_beep, store_beep, 4);
  519. static SENSOR_DEVICE_ATTR(temp2_beep, S_IRUGO | S_IWUSR,
  520. show_beep, store_beep, 5);
  521. static SENSOR_DEVICE_ATTR(temp3_beep, S_IRUGO,
  522. show_temp3_beep, store_beep, 13);
  523. static SENSOR_DEVICE_ATTR(beep_enable, S_IRUGO | S_IWUSR,
  524. show_beep, store_beep, 15);
  525. static ssize_t
  526. show_fan_div(struct device *dev, struct device_attribute *da, char *buf)
  527. {
  528. struct sensor_device_attribute *attr = to_sensor_dev_attr(da);
  529. struct w83781d_data *data = w83781d_update_device(dev);
  530. return sprintf(buf, "%ld\n",
  531. (long) DIV_FROM_REG(data->fan_div[attr->index]));
  532. }
  533. /* Note: we save and restore the fan minimum here, because its value is
  534. determined in part by the fan divisor. This follows the principle of
  535. least surprise; the user doesn't expect the fan minimum to change just
  536. because the divisor changed. */
  537. static ssize_t
  538. store_fan_div(struct device *dev, struct device_attribute *da,
  539. const char *buf, size_t count)
  540. {
  541. struct sensor_device_attribute *attr = to_sensor_dev_attr(da);
  542. struct w83781d_data *data = dev_get_drvdata(dev);
  543. unsigned long min;
  544. int nr = attr->index;
  545. u8 reg;
  546. unsigned long val = simple_strtoul(buf, NULL, 10);
  547. mutex_lock(&data->update_lock);
  548. /* Save fan_min */
  549. min = FAN_FROM_REG(data->fan_min[nr],
  550. DIV_FROM_REG(data->fan_div[nr]));
  551. data->fan_div[nr] = DIV_TO_REG(val, data->type);
  552. reg = (w83781d_read_value(data, nr==2 ? W83781D_REG_PIN : W83781D_REG_VID_FANDIV)
  553. & (nr==0 ? 0xcf : 0x3f))
  554. | ((data->fan_div[nr] & 0x03) << (nr==0 ? 4 : 6));
  555. w83781d_write_value(data, nr==2 ? W83781D_REG_PIN : W83781D_REG_VID_FANDIV, reg);
  556. /* w83781d and as99127f don't have extended divisor bits */
  557. if (data->type != w83781d && data->type != as99127f) {
  558. reg = (w83781d_read_value(data, W83781D_REG_VBAT)
  559. & ~(1 << (5 + nr)))
  560. | ((data->fan_div[nr] & 0x04) << (3 + nr));
  561. w83781d_write_value(data, W83781D_REG_VBAT, reg);
  562. }
  563. /* Restore fan_min */
  564. data->fan_min[nr] = FAN_TO_REG(min, DIV_FROM_REG(data->fan_div[nr]));
  565. w83781d_write_value(data, W83781D_REG_FAN_MIN(nr), data->fan_min[nr]);
  566. mutex_unlock(&data->update_lock);
  567. return count;
  568. }
  569. static SENSOR_DEVICE_ATTR(fan1_div, S_IRUGO | S_IWUSR,
  570. show_fan_div, store_fan_div, 0);
  571. static SENSOR_DEVICE_ATTR(fan2_div, S_IRUGO | S_IWUSR,
  572. show_fan_div, store_fan_div, 1);
  573. static SENSOR_DEVICE_ATTR(fan3_div, S_IRUGO | S_IWUSR,
  574. show_fan_div, store_fan_div, 2);
  575. static ssize_t
  576. show_pwm(struct device *dev, struct device_attribute *da, char *buf)
  577. {
  578. struct sensor_device_attribute *attr = to_sensor_dev_attr(da);
  579. struct w83781d_data *data = w83781d_update_device(dev);
  580. return sprintf(buf, "%d\n", (int)data->pwm[attr->index]);
  581. }
  582. static ssize_t
  583. show_pwm2_enable(struct device *dev, struct device_attribute *da, char *buf)
  584. {
  585. struct w83781d_data *data = w83781d_update_device(dev);
  586. return sprintf(buf, "%d\n", (int)data->pwm2_enable);
  587. }
  588. static ssize_t
  589. store_pwm(struct device *dev, struct device_attribute *da, const char *buf,
  590. size_t count)
  591. {
  592. struct sensor_device_attribute *attr = to_sensor_dev_attr(da);
  593. struct w83781d_data *data = dev_get_drvdata(dev);
  594. int nr = attr->index;
  595. u32 val;
  596. val = simple_strtoul(buf, NULL, 10);
  597. mutex_lock(&data->update_lock);
  598. data->pwm[nr] = SENSORS_LIMIT(val, 0, 255);
  599. w83781d_write_value(data, W83781D_REG_PWM[nr], data->pwm[nr]);
  600. mutex_unlock(&data->update_lock);
  601. return count;
  602. }
  603. static ssize_t
  604. store_pwm2_enable(struct device *dev, struct device_attribute *da,
  605. const char *buf, size_t count)
  606. {
  607. struct w83781d_data *data = dev_get_drvdata(dev);
  608. u32 val, reg;
  609. val = simple_strtoul(buf, NULL, 10);
  610. mutex_lock(&data->update_lock);
  611. switch (val) {
  612. case 0:
  613. case 1:
  614. reg = w83781d_read_value(data, W83781D_REG_PWMCLK12);
  615. w83781d_write_value(data, W83781D_REG_PWMCLK12,
  616. (reg & 0xf7) | (val << 3));
  617. reg = w83781d_read_value(data, W83781D_REG_BEEP_CONFIG);
  618. w83781d_write_value(data, W83781D_REG_BEEP_CONFIG,
  619. (reg & 0xef) | (!val << 4));
  620. data->pwm2_enable = val;
  621. break;
  622. default:
  623. mutex_unlock(&data->update_lock);
  624. return -EINVAL;
  625. }
  626. mutex_unlock(&data->update_lock);
  627. return count;
  628. }
  629. static SENSOR_DEVICE_ATTR(pwm1, S_IRUGO | S_IWUSR, show_pwm, store_pwm, 0);
  630. static SENSOR_DEVICE_ATTR(pwm2, S_IRUGO | S_IWUSR, show_pwm, store_pwm, 1);
  631. static SENSOR_DEVICE_ATTR(pwm3, S_IRUGO | S_IWUSR, show_pwm, store_pwm, 2);
  632. static SENSOR_DEVICE_ATTR(pwm4, S_IRUGO | S_IWUSR, show_pwm, store_pwm, 3);
  633. /* only PWM2 can be enabled/disabled */
  634. static DEVICE_ATTR(pwm2_enable, S_IRUGO | S_IWUSR,
  635. show_pwm2_enable, store_pwm2_enable);
  636. static ssize_t
  637. show_sensor(struct device *dev, struct device_attribute *da, char *buf)
  638. {
  639. struct sensor_device_attribute *attr = to_sensor_dev_attr(da);
  640. struct w83781d_data *data = w83781d_update_device(dev);
  641. return sprintf(buf, "%d\n", (int)data->sens[attr->index]);
  642. }
  643. static ssize_t
  644. store_sensor(struct device *dev, struct device_attribute *da,
  645. const char *buf, size_t count)
  646. {
  647. struct sensor_device_attribute *attr = to_sensor_dev_attr(da);
  648. struct w83781d_data *data = dev_get_drvdata(dev);
  649. int nr = attr->index;
  650. u32 val, tmp;
  651. val = simple_strtoul(buf, NULL, 10);
  652. mutex_lock(&data->update_lock);
  653. switch (val) {
  654. case 1: /* PII/Celeron diode */
  655. tmp = w83781d_read_value(data, W83781D_REG_SCFG1);
  656. w83781d_write_value(data, W83781D_REG_SCFG1,
  657. tmp | BIT_SCFG1[nr]);
  658. tmp = w83781d_read_value(data, W83781D_REG_SCFG2);
  659. w83781d_write_value(data, W83781D_REG_SCFG2,
  660. tmp | BIT_SCFG2[nr]);
  661. data->sens[nr] = val;
  662. break;
  663. case 2: /* 3904 */
  664. tmp = w83781d_read_value(data, W83781D_REG_SCFG1);
  665. w83781d_write_value(data, W83781D_REG_SCFG1,
  666. tmp | BIT_SCFG1[nr]);
  667. tmp = w83781d_read_value(data, W83781D_REG_SCFG2);
  668. w83781d_write_value(data, W83781D_REG_SCFG2,
  669. tmp & ~BIT_SCFG2[nr]);
  670. data->sens[nr] = val;
  671. break;
  672. case W83781D_DEFAULT_BETA:
  673. dev_warn(dev, "Sensor type %d is deprecated, please use 4 "
  674. "instead\n", W83781D_DEFAULT_BETA);
  675. /* fall through */
  676. case 4: /* thermistor */
  677. tmp = w83781d_read_value(data, W83781D_REG_SCFG1);
  678. w83781d_write_value(data, W83781D_REG_SCFG1,
  679. tmp & ~BIT_SCFG1[nr]);
  680. data->sens[nr] = val;
  681. break;
  682. default:
  683. dev_err(dev, "Invalid sensor type %ld; must be 1, 2, or 4\n",
  684. (long) val);
  685. break;
  686. }
  687. mutex_unlock(&data->update_lock);
  688. return count;
  689. }
  690. static SENSOR_DEVICE_ATTR(temp1_type, S_IRUGO | S_IWUSR,
  691. show_sensor, store_sensor, 0);
  692. static SENSOR_DEVICE_ATTR(temp2_type, S_IRUGO | S_IWUSR,
  693. show_sensor, store_sensor, 1);
  694. static SENSOR_DEVICE_ATTR(temp3_type, S_IRUGO | S_IWUSR,
  695. show_sensor, store_sensor, 2);
  696. /* Assumes that adapter is of I2C, not ISA variety.
  697. * OTHERWISE DON'T CALL THIS
  698. */
  699. static int
  700. w83781d_detect_subclients(struct i2c_client *new_client)
  701. {
  702. int i, val1 = 0, id;
  703. int err;
  704. int address = new_client->addr;
  705. unsigned short sc_addr[2];
  706. struct i2c_adapter *adapter = new_client->adapter;
  707. struct w83781d_data *data = i2c_get_clientdata(new_client);
  708. enum chips kind = data->type;
  709. id = i2c_adapter_id(adapter);
  710. if (force_subclients[0] == id && force_subclients[1] == address) {
  711. for (i = 2; i <= 3; i++) {
  712. if (force_subclients[i] < 0x48 ||
  713. force_subclients[i] > 0x4f) {
  714. dev_err(&new_client->dev, "Invalid subclient "
  715. "address %d; must be 0x48-0x4f\n",
  716. force_subclients[i]);
  717. err = -EINVAL;
  718. goto ERROR_SC_1;
  719. }
  720. }
  721. w83781d_write_value(data, W83781D_REG_I2C_SUBADDR,
  722. (force_subclients[2] & 0x07) |
  723. ((force_subclients[3] & 0x07) << 4));
  724. sc_addr[0] = force_subclients[2];
  725. } else {
  726. val1 = w83781d_read_value(data, W83781D_REG_I2C_SUBADDR);
  727. sc_addr[0] = 0x48 + (val1 & 0x07);
  728. }
  729. if (kind != w83783s) {
  730. if (force_subclients[0] == id &&
  731. force_subclients[1] == address) {
  732. sc_addr[1] = force_subclients[3];
  733. } else {
  734. sc_addr[1] = 0x48 + ((val1 >> 4) & 0x07);
  735. }
  736. if (sc_addr[0] == sc_addr[1]) {
  737. dev_err(&new_client->dev,
  738. "Duplicate addresses 0x%x for subclients.\n",
  739. sc_addr[0]);
  740. err = -EBUSY;
  741. goto ERROR_SC_2;
  742. }
  743. }
  744. for (i = 0; i <= 1; i++) {
  745. data->lm75[i] = i2c_new_dummy(adapter, sc_addr[i]);
  746. if (!data->lm75[i]) {
  747. dev_err(&new_client->dev, "Subclient %d "
  748. "registration at address 0x%x "
  749. "failed.\n", i, sc_addr[i]);
  750. err = -ENOMEM;
  751. if (i == 1)
  752. goto ERROR_SC_3;
  753. goto ERROR_SC_2;
  754. }
  755. if (kind == w83783s)
  756. break;
  757. }
  758. return 0;
  759. /* Undo inits in case of errors */
  760. ERROR_SC_3:
  761. i2c_unregister_device(data->lm75[0]);
  762. ERROR_SC_2:
  763. ERROR_SC_1:
  764. return err;
  765. }
  766. #define IN_UNIT_ATTRS(X) \
  767. &sensor_dev_attr_in##X##_input.dev_attr.attr, \
  768. &sensor_dev_attr_in##X##_min.dev_attr.attr, \
  769. &sensor_dev_attr_in##X##_max.dev_attr.attr, \
  770. &sensor_dev_attr_in##X##_alarm.dev_attr.attr, \
  771. &sensor_dev_attr_in##X##_beep.dev_attr.attr
  772. #define FAN_UNIT_ATTRS(X) \
  773. &sensor_dev_attr_fan##X##_input.dev_attr.attr, \
  774. &sensor_dev_attr_fan##X##_min.dev_attr.attr, \
  775. &sensor_dev_attr_fan##X##_div.dev_attr.attr, \
  776. &sensor_dev_attr_fan##X##_alarm.dev_attr.attr, \
  777. &sensor_dev_attr_fan##X##_beep.dev_attr.attr
  778. #define TEMP_UNIT_ATTRS(X) \
  779. &sensor_dev_attr_temp##X##_input.dev_attr.attr, \
  780. &sensor_dev_attr_temp##X##_max.dev_attr.attr, \
  781. &sensor_dev_attr_temp##X##_max_hyst.dev_attr.attr, \
  782. &sensor_dev_attr_temp##X##_alarm.dev_attr.attr, \
  783. &sensor_dev_attr_temp##X##_beep.dev_attr.attr
  784. static struct attribute* w83781d_attributes[] = {
  785. IN_UNIT_ATTRS(0),
  786. IN_UNIT_ATTRS(2),
  787. IN_UNIT_ATTRS(3),
  788. IN_UNIT_ATTRS(4),
  789. IN_UNIT_ATTRS(5),
  790. IN_UNIT_ATTRS(6),
  791. FAN_UNIT_ATTRS(1),
  792. FAN_UNIT_ATTRS(2),
  793. FAN_UNIT_ATTRS(3),
  794. TEMP_UNIT_ATTRS(1),
  795. TEMP_UNIT_ATTRS(2),
  796. &dev_attr_cpu0_vid.attr,
  797. &dev_attr_vrm.attr,
  798. &dev_attr_alarms.attr,
  799. &dev_attr_beep_mask.attr,
  800. &sensor_dev_attr_beep_enable.dev_attr.attr,
  801. NULL
  802. };
  803. static const struct attribute_group w83781d_group = {
  804. .attrs = w83781d_attributes,
  805. };
  806. static struct attribute *w83781d_attributes_opt[] = {
  807. IN_UNIT_ATTRS(1),
  808. IN_UNIT_ATTRS(7),
  809. IN_UNIT_ATTRS(8),
  810. TEMP_UNIT_ATTRS(3),
  811. &sensor_dev_attr_pwm1.dev_attr.attr,
  812. &sensor_dev_attr_pwm2.dev_attr.attr,
  813. &sensor_dev_attr_pwm3.dev_attr.attr,
  814. &sensor_dev_attr_pwm4.dev_attr.attr,
  815. &dev_attr_pwm2_enable.attr,
  816. &sensor_dev_attr_temp1_type.dev_attr.attr,
  817. &sensor_dev_attr_temp2_type.dev_attr.attr,
  818. &sensor_dev_attr_temp3_type.dev_attr.attr,
  819. NULL
  820. };
  821. static const struct attribute_group w83781d_group_opt = {
  822. .attrs = w83781d_attributes_opt,
  823. };
  824. /* No clean up is done on error, it's up to the caller */
  825. static int
  826. w83781d_create_files(struct device *dev, int kind, int is_isa)
  827. {
  828. int err;
  829. if ((err = sysfs_create_group(&dev->kobj, &w83781d_group)))
  830. return err;
  831. if (kind != w83783s) {
  832. if ((err = device_create_file(dev,
  833. &sensor_dev_attr_in1_input.dev_attr))
  834. || (err = device_create_file(dev,
  835. &sensor_dev_attr_in1_min.dev_attr))
  836. || (err = device_create_file(dev,
  837. &sensor_dev_attr_in1_max.dev_attr))
  838. || (err = device_create_file(dev,
  839. &sensor_dev_attr_in1_alarm.dev_attr))
  840. || (err = device_create_file(dev,
  841. &sensor_dev_attr_in1_beep.dev_attr)))
  842. return err;
  843. }
  844. if (kind != as99127f && kind != w83781d && kind != w83783s) {
  845. if ((err = device_create_file(dev,
  846. &sensor_dev_attr_in7_input.dev_attr))
  847. || (err = device_create_file(dev,
  848. &sensor_dev_attr_in7_min.dev_attr))
  849. || (err = device_create_file(dev,
  850. &sensor_dev_attr_in7_max.dev_attr))
  851. || (err = device_create_file(dev,
  852. &sensor_dev_attr_in7_alarm.dev_attr))
  853. || (err = device_create_file(dev,
  854. &sensor_dev_attr_in7_beep.dev_attr))
  855. || (err = device_create_file(dev,
  856. &sensor_dev_attr_in8_input.dev_attr))
  857. || (err = device_create_file(dev,
  858. &sensor_dev_attr_in8_min.dev_attr))
  859. || (err = device_create_file(dev,
  860. &sensor_dev_attr_in8_max.dev_attr))
  861. || (err = device_create_file(dev,
  862. &sensor_dev_attr_in8_alarm.dev_attr))
  863. || (err = device_create_file(dev,
  864. &sensor_dev_attr_in8_beep.dev_attr)))
  865. return err;
  866. }
  867. if (kind != w83783s) {
  868. if ((err = device_create_file(dev,
  869. &sensor_dev_attr_temp3_input.dev_attr))
  870. || (err = device_create_file(dev,
  871. &sensor_dev_attr_temp3_max.dev_attr))
  872. || (err = device_create_file(dev,
  873. &sensor_dev_attr_temp3_max_hyst.dev_attr))
  874. || (err = device_create_file(dev,
  875. &sensor_dev_attr_temp3_alarm.dev_attr))
  876. || (err = device_create_file(dev,
  877. &sensor_dev_attr_temp3_beep.dev_attr)))
  878. return err;
  879. if (kind != w83781d) {
  880. err = sysfs_chmod_file(&dev->kobj,
  881. &sensor_dev_attr_temp3_alarm.dev_attr.attr,
  882. S_IRUGO | S_IWUSR);
  883. if (err)
  884. return err;
  885. }
  886. }
  887. if (kind != w83781d && kind != as99127f) {
  888. if ((err = device_create_file(dev,
  889. &sensor_dev_attr_pwm1.dev_attr))
  890. || (err = device_create_file(dev,
  891. &sensor_dev_attr_pwm2.dev_attr))
  892. || (err = device_create_file(dev, &dev_attr_pwm2_enable)))
  893. return err;
  894. }
  895. if (kind == w83782d && !is_isa) {
  896. if ((err = device_create_file(dev,
  897. &sensor_dev_attr_pwm3.dev_attr))
  898. || (err = device_create_file(dev,
  899. &sensor_dev_attr_pwm4.dev_attr)))
  900. return err;
  901. }
  902. if (kind != as99127f && kind != w83781d) {
  903. if ((err = device_create_file(dev,
  904. &sensor_dev_attr_temp1_type.dev_attr))
  905. || (err = device_create_file(dev,
  906. &sensor_dev_attr_temp2_type.dev_attr)))
  907. return err;
  908. if (kind != w83783s) {
  909. if ((err = device_create_file(dev,
  910. &sensor_dev_attr_temp3_type.dev_attr)))
  911. return err;
  912. }
  913. }
  914. return 0;
  915. }
  916. /* Return 0 if detection is successful, -ENODEV otherwise */
  917. static int
  918. w83781d_detect(struct i2c_client *client, struct i2c_board_info *info)
  919. {
  920. int val1, val2;
  921. struct w83781d_data *isa = w83781d_data_if_isa();
  922. struct i2c_adapter *adapter = client->adapter;
  923. int address = client->addr;
  924. const char *client_name;
  925. enum vendor { winbond, asus } vendid;
  926. if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA))
  927. return -ENODEV;
  928. /* We block updates of the ISA device to minimize the risk of
  929. concurrent access to the same W83781D chip through different
  930. interfaces. */
  931. if (isa)
  932. mutex_lock(&isa->update_lock);
  933. if (i2c_smbus_read_byte_data(client, W83781D_REG_CONFIG) & 0x80) {
  934. dev_dbg(&adapter->dev,
  935. "Detection of w83781d chip failed at step 3\n");
  936. goto err_nodev;
  937. }
  938. val1 = i2c_smbus_read_byte_data(client, W83781D_REG_BANK);
  939. val2 = i2c_smbus_read_byte_data(client, W83781D_REG_CHIPMAN);
  940. /* Check for Winbond or Asus ID if in bank 0 */
  941. if (!(val1 & 0x07) &&
  942. ((!(val1 & 0x80) && val2 != 0xa3 && val2 != 0xc3) ||
  943. ( (val1 & 0x80) && val2 != 0x5c && val2 != 0x12))) {
  944. dev_dbg(&adapter->dev,
  945. "Detection of w83781d chip failed at step 4\n");
  946. goto err_nodev;
  947. }
  948. /* If Winbond SMBus, check address at 0x48.
  949. Asus doesn't support, except for as99127f rev.2 */
  950. if ((!(val1 & 0x80) && val2 == 0xa3) ||
  951. ( (val1 & 0x80) && val2 == 0x5c)) {
  952. if (i2c_smbus_read_byte_data(client, W83781D_REG_I2C_ADDR)
  953. != address) {
  954. dev_dbg(&adapter->dev,
  955. "Detection of w83781d chip failed at step 5\n");
  956. goto err_nodev;
  957. }
  958. }
  959. /* Put it now into bank 0 and Vendor ID High Byte */
  960. i2c_smbus_write_byte_data(client, W83781D_REG_BANK,
  961. (i2c_smbus_read_byte_data(client, W83781D_REG_BANK)
  962. & 0x78) | 0x80);
  963. /* Get the vendor ID */
  964. val2 = i2c_smbus_read_byte_data(client, W83781D_REG_CHIPMAN);
  965. if (val2 == 0x5c)
  966. vendid = winbond;
  967. else if (val2 == 0x12)
  968. vendid = asus;
  969. else {
  970. dev_dbg(&adapter->dev,
  971. "w83781d chip vendor is neither Winbond nor Asus\n");
  972. goto err_nodev;
  973. }
  974. /* Determine the chip type. */
  975. val1 = i2c_smbus_read_byte_data(client, W83781D_REG_WCHIPID);
  976. if ((val1 == 0x10 || val1 == 0x11) && vendid == winbond)
  977. client_name = "w83781d";
  978. else if (val1 == 0x30 && vendid == winbond)
  979. client_name = "w83782d";
  980. else if (val1 == 0x40 && vendid == winbond && address == 0x2d)
  981. client_name = "w83783s";
  982. else if (val1 == 0x31)
  983. client_name = "as99127f";
  984. else
  985. goto err_nodev;
  986. if (val1 <= 0x30 && w83781d_alias_detect(client, val1)) {
  987. dev_dbg(&adapter->dev, "Device at 0x%02x appears to "
  988. "be the same as ISA device\n", address);
  989. goto err_nodev;
  990. }
  991. if (isa)
  992. mutex_unlock(&isa->update_lock);
  993. strlcpy(info->type, client_name, I2C_NAME_SIZE);
  994. return 0;
  995. err_nodev:
  996. if (isa)
  997. mutex_unlock(&isa->update_lock);
  998. return -ENODEV;
  999. }
  1000. static int
  1001. w83781d_probe(struct i2c_client *client, const struct i2c_device_id *id)
  1002. {
  1003. struct device *dev = &client->dev;
  1004. struct w83781d_data *data;
  1005. int err;
  1006. data = kzalloc(sizeof(struct w83781d_data), GFP_KERNEL);
  1007. if (!data) {
  1008. err = -ENOMEM;
  1009. goto ERROR1;
  1010. }
  1011. i2c_set_clientdata(client, data);
  1012. mutex_init(&data->lock);
  1013. mutex_init(&data->update_lock);
  1014. data->type = id->driver_data;
  1015. data->client = client;
  1016. /* attach secondary i2c lm75-like clients */
  1017. err = w83781d_detect_subclients(client);
  1018. if (err)
  1019. goto ERROR3;
  1020. /* Initialize the chip */
  1021. w83781d_init_device(dev);
  1022. /* Register sysfs hooks */
  1023. err = w83781d_create_files(dev, data->type, 0);
  1024. if (err)
  1025. goto ERROR4;
  1026. data->hwmon_dev = hwmon_device_register(dev);
  1027. if (IS_ERR(data->hwmon_dev)) {
  1028. err = PTR_ERR(data->hwmon_dev);
  1029. goto ERROR4;
  1030. }
  1031. return 0;
  1032. ERROR4:
  1033. sysfs_remove_group(&dev->kobj, &w83781d_group);
  1034. sysfs_remove_group(&dev->kobj, &w83781d_group_opt);
  1035. if (data->lm75[0])
  1036. i2c_unregister_device(data->lm75[0]);
  1037. if (data->lm75[1])
  1038. i2c_unregister_device(data->lm75[1]);
  1039. ERROR3:
  1040. i2c_set_clientdata(client, NULL);
  1041. kfree(data);
  1042. ERROR1:
  1043. return err;
  1044. }
  1045. static int
  1046. w83781d_remove(struct i2c_client *client)
  1047. {
  1048. struct w83781d_data *data = i2c_get_clientdata(client);
  1049. struct device *dev = &client->dev;
  1050. hwmon_device_unregister(data->hwmon_dev);
  1051. sysfs_remove_group(&dev->kobj, &w83781d_group);
  1052. sysfs_remove_group(&dev->kobj, &w83781d_group_opt);
  1053. if (data->lm75[0])
  1054. i2c_unregister_device(data->lm75[0]);
  1055. if (data->lm75[1])
  1056. i2c_unregister_device(data->lm75[1]);
  1057. i2c_set_clientdata(client, NULL);
  1058. kfree(data);
  1059. return 0;
  1060. }
  1061. static int
  1062. w83781d_read_value_i2c(struct w83781d_data *data, u16 reg)
  1063. {
  1064. struct i2c_client *client = data->client;
  1065. int res, bank;
  1066. struct i2c_client *cl;
  1067. bank = (reg >> 8) & 0x0f;
  1068. if (bank > 2)
  1069. /* switch banks */
  1070. i2c_smbus_write_byte_data(client, W83781D_REG_BANK,
  1071. bank);
  1072. if (bank == 0 || bank > 2) {
  1073. res = i2c_smbus_read_byte_data(client, reg & 0xff);
  1074. } else {
  1075. /* switch to subclient */
  1076. cl = data->lm75[bank - 1];
  1077. /* convert from ISA to LM75 I2C addresses */
  1078. switch (reg & 0xff) {
  1079. case 0x50: /* TEMP */
  1080. res = swab16(i2c_smbus_read_word_data(cl, 0));
  1081. break;
  1082. case 0x52: /* CONFIG */
  1083. res = i2c_smbus_read_byte_data(cl, 1);
  1084. break;
  1085. case 0x53: /* HYST */
  1086. res = swab16(i2c_smbus_read_word_data(cl, 2));
  1087. break;
  1088. case 0x55: /* OVER */
  1089. default:
  1090. res = swab16(i2c_smbus_read_word_data(cl, 3));
  1091. break;
  1092. }
  1093. }
  1094. if (bank > 2)
  1095. i2c_smbus_write_byte_data(client, W83781D_REG_BANK, 0);
  1096. return res;
  1097. }
  1098. static int
  1099. w83781d_write_value_i2c(struct w83781d_data *data, u16 reg, u16 value)
  1100. {
  1101. struct i2c_client *client = data->client;
  1102. int bank;
  1103. struct i2c_client *cl;
  1104. bank = (reg >> 8) & 0x0f;
  1105. if (bank > 2)
  1106. /* switch banks */
  1107. i2c_smbus_write_byte_data(client, W83781D_REG_BANK,
  1108. bank);
  1109. if (bank == 0 || bank > 2) {
  1110. i2c_smbus_write_byte_data(client, reg & 0xff,
  1111. value & 0xff);
  1112. } else {
  1113. /* switch to subclient */
  1114. cl = data->lm75[bank - 1];
  1115. /* convert from ISA to LM75 I2C addresses */
  1116. switch (reg & 0xff) {
  1117. case 0x52: /* CONFIG */
  1118. i2c_smbus_write_byte_data(cl, 1, value & 0xff);
  1119. break;
  1120. case 0x53: /* HYST */
  1121. i2c_smbus_write_word_data(cl, 2, swab16(value));
  1122. break;
  1123. case 0x55: /* OVER */
  1124. i2c_smbus_write_word_data(cl, 3, swab16(value));
  1125. break;
  1126. }
  1127. }
  1128. if (bank > 2)
  1129. i2c_smbus_write_byte_data(client, W83781D_REG_BANK, 0);
  1130. return 0;
  1131. }
  1132. static void
  1133. w83781d_init_device(struct device *dev)
  1134. {
  1135. struct w83781d_data *data = dev_get_drvdata(dev);
  1136. int i, p;
  1137. int type = data->type;
  1138. u8 tmp;
  1139. if (reset && type != as99127f) { /* this resets registers we don't have
  1140. documentation for on the as99127f */
  1141. /* Resetting the chip has been the default for a long time,
  1142. but it causes the BIOS initializations (fan clock dividers,
  1143. thermal sensor types...) to be lost, so it is now optional.
  1144. It might even go away if nobody reports it as being useful,
  1145. as I see very little reason why this would be needed at
  1146. all. */
  1147. dev_info(dev, "If reset=1 solved a problem you were "
  1148. "having, please report!\n");
  1149. /* save these registers */
  1150. i = w83781d_read_value(data, W83781D_REG_BEEP_CONFIG);
  1151. p = w83781d_read_value(data, W83781D_REG_PWMCLK12);
  1152. /* Reset all except Watchdog values and last conversion values
  1153. This sets fan-divs to 2, among others */
  1154. w83781d_write_value(data, W83781D_REG_CONFIG, 0x80);
  1155. /* Restore the registers and disable power-on abnormal beep.
  1156. This saves FAN 1/2/3 input/output values set by BIOS. */
  1157. w83781d_write_value(data, W83781D_REG_BEEP_CONFIG, i | 0x80);
  1158. w83781d_write_value(data, W83781D_REG_PWMCLK12, p);
  1159. /* Disable master beep-enable (reset turns it on).
  1160. Individual beep_mask should be reset to off but for some reason
  1161. disabling this bit helps some people not get beeped */
  1162. w83781d_write_value(data, W83781D_REG_BEEP_INTS2, 0);
  1163. }
  1164. /* Disable power-on abnormal beep, as advised by the datasheet.
  1165. Already done if reset=1. */
  1166. if (init && !reset && type != as99127f) {
  1167. i = w83781d_read_value(data, W83781D_REG_BEEP_CONFIG);
  1168. w83781d_write_value(data, W83781D_REG_BEEP_CONFIG, i | 0x80);
  1169. }
  1170. data->vrm = vid_which_vrm();
  1171. if ((type != w83781d) && (type != as99127f)) {
  1172. tmp = w83781d_read_value(data, W83781D_REG_SCFG1);
  1173. for (i = 1; i <= 3; i++) {
  1174. if (!(tmp & BIT_SCFG1[i - 1])) {
  1175. data->sens[i - 1] = 4;
  1176. } else {
  1177. if (w83781d_read_value
  1178. (data,
  1179. W83781D_REG_SCFG2) & BIT_SCFG2[i - 1])
  1180. data->sens[i - 1] = 1;
  1181. else
  1182. data->sens[i - 1] = 2;
  1183. }
  1184. if (type == w83783s && i == 2)
  1185. break;
  1186. }
  1187. }
  1188. if (init && type != as99127f) {
  1189. /* Enable temp2 */
  1190. tmp = w83781d_read_value(data, W83781D_REG_TEMP2_CONFIG);
  1191. if (tmp & 0x01) {
  1192. dev_warn(dev, "Enabling temp2, readings "
  1193. "might not make sense\n");
  1194. w83781d_write_value(data, W83781D_REG_TEMP2_CONFIG,
  1195. tmp & 0xfe);
  1196. }
  1197. /* Enable temp3 */
  1198. if (type != w83783s) {
  1199. tmp = w83781d_read_value(data,
  1200. W83781D_REG_TEMP3_CONFIG);
  1201. if (tmp & 0x01) {
  1202. dev_warn(dev, "Enabling temp3, "
  1203. "readings might not make sense\n");
  1204. w83781d_write_value(data,
  1205. W83781D_REG_TEMP3_CONFIG, tmp & 0xfe);
  1206. }
  1207. }
  1208. }
  1209. /* Start monitoring */
  1210. w83781d_write_value(data, W83781D_REG_CONFIG,
  1211. (w83781d_read_value(data,
  1212. W83781D_REG_CONFIG) & 0xf7)
  1213. | 0x01);
  1214. /* A few vars need to be filled upon startup */
  1215. for (i = 0; i < 3; i++) {
  1216. data->fan_min[i] = w83781d_read_value(data,
  1217. W83781D_REG_FAN_MIN(i));
  1218. }
  1219. mutex_init(&data->update_lock);
  1220. }
  1221. static struct w83781d_data *w83781d_update_device(struct device *dev)
  1222. {
  1223. struct w83781d_data *data = dev_get_drvdata(dev);
  1224. struct i2c_client *client = data->client;
  1225. int i;
  1226. mutex_lock(&data->update_lock);
  1227. if (time_after(jiffies, data->last_updated + HZ + HZ / 2)
  1228. || !data->valid) {
  1229. dev_dbg(dev, "Starting device update\n");
  1230. for (i = 0; i <= 8; i++) {
  1231. if (data->type == w83783s && i == 1)
  1232. continue; /* 783S has no in1 */
  1233. data->in[i] =
  1234. w83781d_read_value(data, W83781D_REG_IN(i));
  1235. data->in_min[i] =
  1236. w83781d_read_value(data, W83781D_REG_IN_MIN(i));
  1237. data->in_max[i] =
  1238. w83781d_read_value(data, W83781D_REG_IN_MAX(i));
  1239. if ((data->type != w83782d) && (i == 6))
  1240. break;
  1241. }
  1242. for (i = 0; i < 3; i++) {
  1243. data->fan[i] =
  1244. w83781d_read_value(data, W83781D_REG_FAN(i));
  1245. data->fan_min[i] =
  1246. w83781d_read_value(data, W83781D_REG_FAN_MIN(i));
  1247. }
  1248. if (data->type != w83781d && data->type != as99127f) {
  1249. for (i = 0; i < 4; i++) {
  1250. data->pwm[i] =
  1251. w83781d_read_value(data,
  1252. W83781D_REG_PWM[i]);
  1253. /* Only W83782D on SMBus has PWM3 and PWM4 */
  1254. if ((data->type != w83782d || !client)
  1255. && i == 1)
  1256. break;
  1257. }
  1258. /* Only PWM2 can be disabled */
  1259. data->pwm2_enable = (w83781d_read_value(data,
  1260. W83781D_REG_PWMCLK12) & 0x08) >> 3;
  1261. }
  1262. data->temp = w83781d_read_value(data, W83781D_REG_TEMP(1));
  1263. data->temp_max =
  1264. w83781d_read_value(data, W83781D_REG_TEMP_OVER(1));
  1265. data->temp_max_hyst =
  1266. w83781d_read_value(data, W83781D_REG_TEMP_HYST(1));
  1267. data->temp_add[0] =
  1268. w83781d_read_value(data, W83781D_REG_TEMP(2));
  1269. data->temp_max_add[0] =
  1270. w83781d_read_value(data, W83781D_REG_TEMP_OVER(2));
  1271. data->temp_max_hyst_add[0] =
  1272. w83781d_read_value(data, W83781D_REG_TEMP_HYST(2));
  1273. if (data->type != w83783s) {
  1274. data->temp_add[1] =
  1275. w83781d_read_value(data, W83781D_REG_TEMP(3));
  1276. data->temp_max_add[1] =
  1277. w83781d_read_value(data,
  1278. W83781D_REG_TEMP_OVER(3));
  1279. data->temp_max_hyst_add[1] =
  1280. w83781d_read_value(data,
  1281. W83781D_REG_TEMP_HYST(3));
  1282. }
  1283. i = w83781d_read_value(data, W83781D_REG_VID_FANDIV);
  1284. data->vid = i & 0x0f;
  1285. data->vid |= (w83781d_read_value(data,
  1286. W83781D_REG_CHIPID) & 0x01) << 4;
  1287. data->fan_div[0] = (i >> 4) & 0x03;
  1288. data->fan_div[1] = (i >> 6) & 0x03;
  1289. data->fan_div[2] = (w83781d_read_value(data,
  1290. W83781D_REG_PIN) >> 6) & 0x03;
  1291. if ((data->type != w83781d) && (data->type != as99127f)) {
  1292. i = w83781d_read_value(data, W83781D_REG_VBAT);
  1293. data->fan_div[0] |= (i >> 3) & 0x04;
  1294. data->fan_div[1] |= (i >> 4) & 0x04;
  1295. data->fan_div[2] |= (i >> 5) & 0x04;
  1296. }
  1297. if (data->type == w83782d) {
  1298. data->alarms = w83781d_read_value(data,
  1299. W83782D_REG_ALARM1)
  1300. | (w83781d_read_value(data,
  1301. W83782D_REG_ALARM2) << 8)
  1302. | (w83781d_read_value(data,
  1303. W83782D_REG_ALARM3) << 16);
  1304. } else if (data->type == w83783s) {
  1305. data->alarms = w83781d_read_value(data,
  1306. W83782D_REG_ALARM1)
  1307. | (w83781d_read_value(data,
  1308. W83782D_REG_ALARM2) << 8);
  1309. } else {
  1310. /* No real-time status registers, fall back to
  1311. interrupt status registers */
  1312. data->alarms = w83781d_read_value(data,
  1313. W83781D_REG_ALARM1)
  1314. | (w83781d_read_value(data,
  1315. W83781D_REG_ALARM2) << 8);
  1316. }
  1317. i = w83781d_read_value(data, W83781D_REG_BEEP_INTS2);
  1318. data->beep_mask = (i << 8) +
  1319. w83781d_read_value(data, W83781D_REG_BEEP_INTS1);
  1320. if ((data->type != w83781d) && (data->type != as99127f)) {
  1321. data->beep_mask |=
  1322. w83781d_read_value(data,
  1323. W83781D_REG_BEEP_INTS3) << 16;
  1324. }
  1325. data->last_updated = jiffies;
  1326. data->valid = 1;
  1327. }
  1328. mutex_unlock(&data->update_lock);
  1329. return data;
  1330. }
  1331. static const struct i2c_device_id w83781d_ids[] = {
  1332. { "w83781d", w83781d, },
  1333. { "w83782d", w83782d, },
  1334. { "w83783s", w83783s, },
  1335. { "as99127f", as99127f },
  1336. { /* LIST END */ }
  1337. };
  1338. MODULE_DEVICE_TABLE(i2c, w83781d_ids);
  1339. static struct i2c_driver w83781d_driver = {
  1340. .class = I2C_CLASS_HWMON,
  1341. .driver = {
  1342. .name = "w83781d",
  1343. },
  1344. .probe = w83781d_probe,
  1345. .remove = w83781d_remove,
  1346. .id_table = w83781d_ids,
  1347. .detect = w83781d_detect,
  1348. .address_list = normal_i2c,
  1349. };
  1350. /*
  1351. * ISA related code
  1352. */
  1353. #ifdef CONFIG_ISA
  1354. /* ISA device, if found */
  1355. static struct platform_device *pdev;
  1356. static unsigned short isa_address = 0x290;
  1357. /* I2C devices get this name attribute automatically, but for ISA devices
  1358. we must create it by ourselves. */
  1359. static ssize_t
  1360. show_name(struct device *dev, struct device_attribute *devattr, char *buf)
  1361. {
  1362. struct w83781d_data *data = dev_get_drvdata(dev);
  1363. return sprintf(buf, "%s\n", data->name);
  1364. }
  1365. static DEVICE_ATTR(name, S_IRUGO, show_name, NULL);
  1366. static struct w83781d_data *w83781d_data_if_isa(void)
  1367. {
  1368. return pdev ? platform_get_drvdata(pdev) : NULL;
  1369. }
  1370. /* Returns 1 if the I2C chip appears to be an alias of the ISA chip */
  1371. static int w83781d_alias_detect(struct i2c_client *client, u8 chipid)
  1372. {
  1373. struct w83781d_data *isa;
  1374. int i;
  1375. if (!pdev) /* No ISA chip */
  1376. return 0;
  1377. isa = platform_get_drvdata(pdev);
  1378. if (w83781d_read_value(isa, W83781D_REG_I2C_ADDR) != client->addr)
  1379. return 0; /* Address doesn't match */
  1380. if (w83781d_read_value(isa, W83781D_REG_WCHIPID) != chipid)
  1381. return 0; /* Chip type doesn't match */
  1382. /* We compare all the limit registers, the config register and the
  1383. * interrupt mask registers */
  1384. for (i = 0x2b; i <= 0x3d; i++) {
  1385. if (w83781d_read_value(isa, i) !=
  1386. i2c_smbus_read_byte_data(client, i))
  1387. return 0;
  1388. }
  1389. if (w83781d_read_value(isa, W83781D_REG_CONFIG) !=
  1390. i2c_smbus_read_byte_data(client, W83781D_REG_CONFIG))
  1391. return 0;
  1392. for (i = 0x43; i <= 0x46; i++) {
  1393. if (w83781d_read_value(isa, i) !=
  1394. i2c_smbus_read_byte_data(client, i))
  1395. return 0;
  1396. }
  1397. return 1;
  1398. }
  1399. static int
  1400. w83781d_read_value_isa(struct w83781d_data *data, u16 reg)
  1401. {
  1402. int word_sized, res;
  1403. word_sized = (((reg & 0xff00) == 0x100)
  1404. || ((reg & 0xff00) == 0x200))
  1405. && (((reg & 0x00ff) == 0x50)
  1406. || ((reg & 0x00ff) == 0x53)
  1407. || ((reg & 0x00ff) == 0x55));
  1408. if (reg & 0xff00) {
  1409. outb_p(W83781D_REG_BANK,
  1410. data->isa_addr + W83781D_ADDR_REG_OFFSET);
  1411. outb_p(reg >> 8,
  1412. data->isa_addr + W83781D_DATA_REG_OFFSET);
  1413. }
  1414. outb_p(reg & 0xff, data->isa_addr + W83781D_ADDR_REG_OFFSET);
  1415. res = inb_p(data->isa_addr + W83781D_DATA_REG_OFFSET);
  1416. if (word_sized) {
  1417. outb_p((reg & 0xff) + 1,
  1418. data->isa_addr + W83781D_ADDR_REG_OFFSET);
  1419. res =
  1420. (res << 8) + inb_p(data->isa_addr +
  1421. W83781D_DATA_REG_OFFSET);
  1422. }
  1423. if (reg & 0xff00) {
  1424. outb_p(W83781D_REG_BANK,
  1425. data->isa_addr + W83781D_ADDR_REG_OFFSET);
  1426. outb_p(0, data->isa_addr + W83781D_DATA_REG_OFFSET);
  1427. }
  1428. return res;
  1429. }
  1430. static void
  1431. w83781d_write_value_isa(struct w83781d_data *data, u16 reg, u16 value)
  1432. {
  1433. int word_sized;
  1434. word_sized = (((reg & 0xff00) == 0x100)
  1435. || ((reg & 0xff00) == 0x200))
  1436. && (((reg & 0x00ff) == 0x53)
  1437. || ((reg & 0x00ff) == 0x55));
  1438. if (reg & 0xff00) {
  1439. outb_p(W83781D_REG_BANK,
  1440. data->isa_addr + W83781D_ADDR_REG_OFFSET);
  1441. outb_p(reg >> 8,
  1442. data->isa_addr + W83781D_DATA_REG_OFFSET);
  1443. }
  1444. outb_p(reg & 0xff, data->isa_addr + W83781D_ADDR_REG_OFFSET);
  1445. if (word_sized) {
  1446. outb_p(value >> 8,
  1447. data->isa_addr + W83781D_DATA_REG_OFFSET);
  1448. outb_p((reg & 0xff) + 1,
  1449. data->isa_addr + W83781D_ADDR_REG_OFFSET);
  1450. }
  1451. outb_p(value & 0xff, data->isa_addr + W83781D_DATA_REG_OFFSET);
  1452. if (reg & 0xff00) {
  1453. outb_p(W83781D_REG_BANK,
  1454. data->isa_addr + W83781D_ADDR_REG_OFFSET);
  1455. outb_p(0, data->isa_addr + W83781D_DATA_REG_OFFSET);
  1456. }
  1457. }
  1458. /* The SMBus locks itself, usually, but nothing may access the Winbond between
  1459. bank switches. ISA access must always be locked explicitly!
  1460. We ignore the W83781D BUSY flag at this moment - it could lead to deadlocks,
  1461. would slow down the W83781D access and should not be necessary.
  1462. There are some ugly typecasts here, but the good news is - they should
  1463. nowhere else be necessary! */
  1464. static int
  1465. w83781d_read_value(struct w83781d_data *data, u16 reg)
  1466. {
  1467. struct i2c_client *client = data->client;
  1468. int res;
  1469. mutex_lock(&data->lock);
  1470. if (client)
  1471. res = w83781d_read_value_i2c(data, reg);
  1472. else
  1473. res = w83781d_read_value_isa(data, reg);
  1474. mutex_unlock(&data->lock);
  1475. return res;
  1476. }
  1477. static int
  1478. w83781d_write_value(struct w83781d_data *data, u16 reg, u16 value)
  1479. {
  1480. struct i2c_client *client = data->client;
  1481. mutex_lock(&data->lock);
  1482. if (client)
  1483. w83781d_write_value_i2c(data, reg, value);
  1484. else
  1485. w83781d_write_value_isa(data, reg, value);
  1486. mutex_unlock(&data->lock);
  1487. return 0;
  1488. }
  1489. static int __devinit
  1490. w83781d_isa_probe(struct platform_device *pdev)
  1491. {
  1492. int err, reg;
  1493. struct w83781d_data *data;
  1494. struct resource *res;
  1495. /* Reserve the ISA region */
  1496. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  1497. if (!request_region(res->start + W83781D_ADDR_REG_OFFSET, 2,
  1498. "w83781d")) {
  1499. err = -EBUSY;
  1500. goto exit;
  1501. }
  1502. data = kzalloc(sizeof(struct w83781d_data), GFP_KERNEL);
  1503. if (!data) {
  1504. err = -ENOMEM;
  1505. goto exit_release_region;
  1506. }
  1507. mutex_init(&data->lock);
  1508. data->isa_addr = res->start;
  1509. platform_set_drvdata(pdev, data);
  1510. reg = w83781d_read_value(data, W83781D_REG_WCHIPID);
  1511. switch (reg) {
  1512. case 0x30:
  1513. data->type = w83782d;
  1514. data->name = "w83782d";
  1515. break;
  1516. default:
  1517. data->type = w83781d;
  1518. data->name = "w83781d";
  1519. }
  1520. /* Initialize the W83781D chip */
  1521. w83781d_init_device(&pdev->dev);
  1522. /* Register sysfs hooks */
  1523. err = w83781d_create_files(&pdev->dev, data->type, 1);
  1524. if (err)
  1525. goto exit_remove_files;
  1526. err = device_create_file(&pdev->dev, &dev_attr_name);
  1527. if (err)
  1528. goto exit_remove_files;
  1529. data->hwmon_dev = hwmon_device_register(&pdev->dev);
  1530. if (IS_ERR(data->hwmon_dev)) {
  1531. err = PTR_ERR(data->hwmon_dev);
  1532. goto exit_remove_files;
  1533. }
  1534. return 0;
  1535. exit_remove_files:
  1536. sysfs_remove_group(&pdev->dev.kobj, &w83781d_group);
  1537. sysfs_remove_group(&pdev->dev.kobj, &w83781d_group_opt);
  1538. device_remove_file(&pdev->dev, &dev_attr_name);
  1539. kfree(data);
  1540. exit_release_region:
  1541. release_region(res->start + W83781D_ADDR_REG_OFFSET, 2);
  1542. exit:
  1543. return err;
  1544. }
  1545. static int __devexit
  1546. w83781d_isa_remove(struct platform_device *pdev)
  1547. {
  1548. struct w83781d_data *data = platform_get_drvdata(pdev);
  1549. hwmon_device_unregister(data->hwmon_dev);
  1550. sysfs_remove_group(&pdev->dev.kobj, &w83781d_group);
  1551. sysfs_remove_group(&pdev->dev.kobj, &w83781d_group_opt);
  1552. device_remove_file(&pdev->dev, &dev_attr_name);
  1553. release_region(data->isa_addr + W83781D_ADDR_REG_OFFSET, 2);
  1554. kfree(data);
  1555. return 0;
  1556. }
  1557. static struct platform_driver w83781d_isa_driver = {
  1558. .driver = {
  1559. .owner = THIS_MODULE,
  1560. .name = "w83781d",
  1561. },
  1562. .probe = w83781d_isa_probe,
  1563. .remove = __devexit_p(w83781d_isa_remove),
  1564. };
  1565. /* return 1 if a supported chip is found, 0 otherwise */
  1566. static int __init
  1567. w83781d_isa_found(unsigned short address)
  1568. {
  1569. int val, save, found = 0;
  1570. int port;
  1571. /* Some boards declare base+0 to base+7 as a PNP device, some base+4
  1572. * to base+7 and some base+5 to base+6. So we better request each port
  1573. * individually for the probing phase. */
  1574. for (port = address; port < address + W83781D_EXTENT; port++) {
  1575. if (!request_region(port, 1, "w83781d")) {
  1576. pr_debug("w83781d: Failed to request port 0x%x\n",
  1577. port);
  1578. goto release;
  1579. }
  1580. }
  1581. #define REALLY_SLOW_IO
  1582. /* We need the timeouts for at least some W83781D-like
  1583. chips. But only if we read 'undefined' registers. */
  1584. val = inb_p(address + 1);
  1585. if (inb_p(address + 2) != val
  1586. || inb_p(address + 3) != val
  1587. || inb_p(address + 7) != val) {
  1588. pr_debug("w83781d: Detection failed at step 1\n");
  1589. goto release;
  1590. }
  1591. #undef REALLY_SLOW_IO
  1592. /* We should be able to change the 7 LSB of the address port. The
  1593. MSB (busy flag) should be clear initially, set after the write. */
  1594. save = inb_p(address + W83781D_ADDR_REG_OFFSET);
  1595. if (save & 0x80) {
  1596. pr_debug("w83781d: Detection failed at step 2\n");
  1597. goto release;
  1598. }
  1599. val = ~save & 0x7f;
  1600. outb_p(val, address + W83781D_ADDR_REG_OFFSET);
  1601. if (inb_p(address + W83781D_ADDR_REG_OFFSET) != (val | 0x80)) {
  1602. outb_p(save, address + W83781D_ADDR_REG_OFFSET);
  1603. pr_debug("w83781d: Detection failed at step 3\n");
  1604. goto release;
  1605. }
  1606. /* We found a device, now see if it could be a W83781D */
  1607. outb_p(W83781D_REG_CONFIG, address + W83781D_ADDR_REG_OFFSET);
  1608. val = inb_p(address + W83781D_DATA_REG_OFFSET);
  1609. if (val & 0x80) {
  1610. pr_debug("w83781d: Detection failed at step 4\n");
  1611. goto release;
  1612. }
  1613. outb_p(W83781D_REG_BANK, address + W83781D_ADDR_REG_OFFSET);
  1614. save = inb_p(address + W83781D_DATA_REG_OFFSET);
  1615. outb_p(W83781D_REG_CHIPMAN, address + W83781D_ADDR_REG_OFFSET);
  1616. val = inb_p(address + W83781D_DATA_REG_OFFSET);
  1617. if ((!(save & 0x80) && (val != 0xa3))
  1618. || ((save & 0x80) && (val != 0x5c))) {
  1619. pr_debug("w83781d: Detection failed at step 5\n");
  1620. goto release;
  1621. }
  1622. outb_p(W83781D_REG_I2C_ADDR, address + W83781D_ADDR_REG_OFFSET);
  1623. val = inb_p(address + W83781D_DATA_REG_OFFSET);
  1624. if (val < 0x03 || val > 0x77) { /* Not a valid I2C address */
  1625. pr_debug("w83781d: Detection failed at step 6\n");
  1626. goto release;
  1627. }
  1628. /* The busy flag should be clear again */
  1629. if (inb_p(address + W83781D_ADDR_REG_OFFSET) & 0x80) {
  1630. pr_debug("w83781d: Detection failed at step 7\n");
  1631. goto release;
  1632. }
  1633. /* Determine the chip type */
  1634. outb_p(W83781D_REG_BANK, address + W83781D_ADDR_REG_OFFSET);
  1635. save = inb_p(address + W83781D_DATA_REG_OFFSET);
  1636. outb_p(save & 0xf8, address + W83781D_DATA_REG_OFFSET);
  1637. outb_p(W83781D_REG_WCHIPID, address + W83781D_ADDR_REG_OFFSET);
  1638. val = inb_p(address + W83781D_DATA_REG_OFFSET);
  1639. if ((val & 0xfe) == 0x10 /* W83781D */
  1640. || val == 0x30) /* W83782D */
  1641. found = 1;
  1642. if (found)
  1643. pr_info("w83781d: Found a %s chip at %#x\n",
  1644. val == 0x30 ? "W83782D" : "W83781D", (int)address);
  1645. release:
  1646. for (port--; port >= address; port--)
  1647. release_region(port, 1);
  1648. return found;
  1649. }
  1650. static int __init
  1651. w83781d_isa_device_add(unsigned short address)
  1652. {
  1653. struct resource res = {
  1654. .start = address,
  1655. .end = address + W83781D_EXTENT - 1,
  1656. .name = "w83781d",
  1657. .flags = IORESOURCE_IO,
  1658. };
  1659. int err;
  1660. pdev = platform_device_alloc("w83781d", address);
  1661. if (!pdev) {
  1662. err = -ENOMEM;
  1663. printk(KERN_ERR "w83781d: Device allocation failed\n");
  1664. goto exit;
  1665. }
  1666. err = platform_device_add_resources(pdev, &res, 1);
  1667. if (err) {
  1668. printk(KERN_ERR "w83781d: Device resource addition failed "
  1669. "(%d)\n", err);
  1670. goto exit_device_put;
  1671. }
  1672. err = platform_device_add(pdev);
  1673. if (err) {
  1674. printk(KERN_ERR "w83781d: Device addition failed (%d)\n",
  1675. err);
  1676. goto exit_device_put;
  1677. }
  1678. return 0;
  1679. exit_device_put:
  1680. platform_device_put(pdev);
  1681. exit:
  1682. pdev = NULL;
  1683. return err;
  1684. }
  1685. static int __init
  1686. w83781d_isa_register(void)
  1687. {
  1688. int res;
  1689. if (w83781d_isa_found(isa_address)) {
  1690. res = platform_driver_register(&w83781d_isa_driver);
  1691. if (res)
  1692. goto exit;
  1693. /* Sets global pdev as a side effect */
  1694. res = w83781d_isa_device_add(isa_address);
  1695. if (res)
  1696. goto exit_unreg_isa_driver;
  1697. }
  1698. return 0;
  1699. exit_unreg_isa_driver:
  1700. platform_driver_unregister(&w83781d_isa_driver);
  1701. exit:
  1702. return res;
  1703. }
  1704. static void
  1705. w83781d_isa_unregister(void)
  1706. {
  1707. if (pdev) {
  1708. platform_device_unregister(pdev);
  1709. platform_driver_unregister(&w83781d_isa_driver);
  1710. }
  1711. }
  1712. #else /* !CONFIG_ISA */
  1713. static struct w83781d_data *w83781d_data_if_isa(void)
  1714. {
  1715. return NULL;
  1716. }
  1717. static int
  1718. w83781d_alias_detect(struct i2c_client *client, u8 chipid)
  1719. {
  1720. return 0;
  1721. }
  1722. static int
  1723. w83781d_read_value(struct w83781d_data *data, u16 reg)
  1724. {
  1725. int res;
  1726. mutex_lock(&data->lock);
  1727. res = w83781d_read_value_i2c(data, reg);
  1728. mutex_unlock(&data->lock);
  1729. return res;
  1730. }
  1731. static int
  1732. w83781d_write_value(struct w83781d_data *data, u16 reg, u16 value)
  1733. {
  1734. mutex_lock(&data->lock);
  1735. w83781d_write_value_i2c(data, reg, value);
  1736. mutex_unlock(&data->lock);
  1737. return 0;
  1738. }
  1739. static int __init
  1740. w83781d_isa_register(void)
  1741. {
  1742. return 0;
  1743. }
  1744. static void
  1745. w83781d_isa_unregister(void)
  1746. {
  1747. }
  1748. #endif /* CONFIG_ISA */
  1749. static int __init
  1750. sensors_w83781d_init(void)
  1751. {
  1752. int res;
  1753. /* We register the ISA device first, so that we can skip the
  1754. * registration of an I2C interface to the same device. */
  1755. res = w83781d_isa_register();
  1756. if (res)
  1757. goto exit;
  1758. res = i2c_add_driver(&w83781d_driver);
  1759. if (res)
  1760. goto exit_unreg_isa;
  1761. return 0;
  1762. exit_unreg_isa:
  1763. w83781d_isa_unregister();
  1764. exit:
  1765. return res;
  1766. }
  1767. static void __exit
  1768. sensors_w83781d_exit(void)
  1769. {
  1770. w83781d_isa_unregister();
  1771. i2c_del_driver(&w83781d_driver);
  1772. }
  1773. MODULE_AUTHOR("Frodo Looijaard <frodol@dds.nl>, "
  1774. "Philip Edelbrock <phil@netroedge.com>, "
  1775. "and Mark Studebaker <mdsxyz123@yahoo.com>");
  1776. MODULE_DESCRIPTION("W83781D driver");
  1777. MODULE_LICENSE("GPL");
  1778. module_init(sensors_w83781d_init);
  1779. module_exit(sensors_w83781d_exit);