PageRenderTime 75ms CodeModel.GetById 15ms RepoModel.GetById 0ms app.codeStats 1ms

/drivers/net/wireless/iwlegacy/iwl3945-base.c

https://bitbucket.org/cyanogenmod/android_kernel_asus_tf300t
C | 4017 lines | 2705 code | 702 blank | 610 comment | 348 complexity | 946a0e2e55dd8e77993ba52ea93cfda9 MD5 | raw file
Possible License(s): LGPL-2.0, AGPL-1.0, GPL-2.0
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  30. #include <linux/kernel.h>
  31. #include <linux/module.h>
  32. #include <linux/init.h>
  33. #include <linux/pci.h>
  34. #include <linux/pci-aspm.h>
  35. #include <linux/slab.h>
  36. #include <linux/dma-mapping.h>
  37. #include <linux/delay.h>
  38. #include <linux/sched.h>
  39. #include <linux/skbuff.h>
  40. #include <linux/netdevice.h>
  41. #include <linux/wireless.h>
  42. #include <linux/firmware.h>
  43. #include <linux/etherdevice.h>
  44. #include <linux/if_arp.h>
  45. #include <net/ieee80211_radiotap.h>
  46. #include <net/mac80211.h>
  47. #include <asm/div64.h>
  48. #define DRV_NAME "iwl3945"
  49. #include "iwl-fh.h"
  50. #include "iwl-3945-fh.h"
  51. #include "iwl-commands.h"
  52. #include "iwl-sta.h"
  53. #include "iwl-3945.h"
  54. #include "iwl-core.h"
  55. #include "iwl-helpers.h"
  56. #include "iwl-dev.h"
  57. #include "iwl-spectrum.h"
  58. /*
  59. * module name, copyright, version, etc.
  60. */
  61. #define DRV_DESCRIPTION \
  62. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  63. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  64. #define VD "d"
  65. #else
  66. #define VD
  67. #endif
  68. /*
  69. * add "s" to indicate spectrum measurement included.
  70. * we add it here to be consistent with previous releases in which
  71. * this was configurable.
  72. */
  73. #define DRV_VERSION IWLWIFI_VERSION VD "s"
  74. #define DRV_COPYRIGHT "Copyright(c) 2003-2011 Intel Corporation"
  75. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  76. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  77. MODULE_VERSION(DRV_VERSION);
  78. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  79. MODULE_LICENSE("GPL");
  80. /* module parameters */
  81. struct iwl_mod_params iwl3945_mod_params = {
  82. .sw_crypto = 1,
  83. .restart_fw = 1,
  84. .disable_hw_scan = 1,
  85. /* the rest are 0 by default */
  86. };
  87. /**
  88. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  89. * @priv: eeprom and antenna fields are used to determine antenna flags
  90. *
  91. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  92. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  93. *
  94. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  95. * IWL_ANTENNA_MAIN - Force MAIN antenna
  96. * IWL_ANTENNA_AUX - Force AUX antenna
  97. */
  98. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  99. {
  100. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  101. switch (iwl3945_mod_params.antenna) {
  102. case IWL_ANTENNA_DIVERSITY:
  103. return 0;
  104. case IWL_ANTENNA_MAIN:
  105. if (eeprom->antenna_switch_type)
  106. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  107. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  108. case IWL_ANTENNA_AUX:
  109. if (eeprom->antenna_switch_type)
  110. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  111. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  112. }
  113. /* bad antenna selector value */
  114. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  115. iwl3945_mod_params.antenna);
  116. return 0; /* "diversity" is default if error */
  117. }
  118. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  119. struct ieee80211_key_conf *keyconf,
  120. u8 sta_id)
  121. {
  122. unsigned long flags;
  123. __le16 key_flags = 0;
  124. int ret;
  125. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  126. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  127. if (sta_id == priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id)
  128. key_flags |= STA_KEY_MULTICAST_MSK;
  129. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  130. keyconf->hw_key_idx = keyconf->keyidx;
  131. key_flags &= ~STA_KEY_FLG_INVALID;
  132. spin_lock_irqsave(&priv->sta_lock, flags);
  133. priv->stations[sta_id].keyinfo.cipher = keyconf->cipher;
  134. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  135. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  136. keyconf->keylen);
  137. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  138. keyconf->keylen);
  139. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  140. == STA_KEY_FLG_NO_ENC)
  141. priv->stations[sta_id].sta.key.key_offset =
  142. iwl_legacy_get_free_ucode_key_index(priv);
  143. /* else, we are overriding an existing key => no need to allocated room
  144. * in uCode. */
  145. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  146. "no space for a new key");
  147. priv->stations[sta_id].sta.key.key_flags = key_flags;
  148. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  149. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  150. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  151. ret = iwl_legacy_send_add_sta(priv,
  152. &priv->stations[sta_id].sta, CMD_ASYNC);
  153. spin_unlock_irqrestore(&priv->sta_lock, flags);
  154. return ret;
  155. }
  156. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  157. struct ieee80211_key_conf *keyconf,
  158. u8 sta_id)
  159. {
  160. return -EOPNOTSUPP;
  161. }
  162. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  163. struct ieee80211_key_conf *keyconf,
  164. u8 sta_id)
  165. {
  166. return -EOPNOTSUPP;
  167. }
  168. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  169. {
  170. unsigned long flags;
  171. struct iwl_legacy_addsta_cmd sta_cmd;
  172. spin_lock_irqsave(&priv->sta_lock, flags);
  173. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  174. memset(&priv->stations[sta_id].sta.key, 0,
  175. sizeof(struct iwl4965_keyinfo));
  176. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  177. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  178. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  179. memcpy(&sta_cmd, &priv->stations[sta_id].sta, sizeof(struct iwl_legacy_addsta_cmd));
  180. spin_unlock_irqrestore(&priv->sta_lock, flags);
  181. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  182. return iwl_legacy_send_add_sta(priv, &sta_cmd, CMD_SYNC);
  183. }
  184. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  185. struct ieee80211_key_conf *keyconf, u8 sta_id)
  186. {
  187. int ret = 0;
  188. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  189. switch (keyconf->cipher) {
  190. case WLAN_CIPHER_SUITE_CCMP:
  191. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  192. break;
  193. case WLAN_CIPHER_SUITE_TKIP:
  194. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  195. break;
  196. case WLAN_CIPHER_SUITE_WEP40:
  197. case WLAN_CIPHER_SUITE_WEP104:
  198. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  199. break;
  200. default:
  201. IWL_ERR(priv, "Unknown alg: %s alg=%x\n", __func__,
  202. keyconf->cipher);
  203. ret = -EINVAL;
  204. }
  205. IWL_DEBUG_WEP(priv, "Set dynamic key: alg=%x len=%d idx=%d sta=%d ret=%d\n",
  206. keyconf->cipher, keyconf->keylen, keyconf->keyidx,
  207. sta_id, ret);
  208. return ret;
  209. }
  210. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  211. {
  212. int ret = -EOPNOTSUPP;
  213. return ret;
  214. }
  215. static int iwl3945_set_static_key(struct iwl_priv *priv,
  216. struct ieee80211_key_conf *key)
  217. {
  218. if (key->cipher == WLAN_CIPHER_SUITE_WEP40 ||
  219. key->cipher == WLAN_CIPHER_SUITE_WEP104)
  220. return -EOPNOTSUPP;
  221. IWL_ERR(priv, "Static key invalid: cipher %x\n", key->cipher);
  222. return -EINVAL;
  223. }
  224. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  225. {
  226. struct list_head *element;
  227. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  228. priv->frames_count);
  229. while (!list_empty(&priv->free_frames)) {
  230. element = priv->free_frames.next;
  231. list_del(element);
  232. kfree(list_entry(element, struct iwl3945_frame, list));
  233. priv->frames_count--;
  234. }
  235. if (priv->frames_count) {
  236. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  237. priv->frames_count);
  238. priv->frames_count = 0;
  239. }
  240. }
  241. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  242. {
  243. struct iwl3945_frame *frame;
  244. struct list_head *element;
  245. if (list_empty(&priv->free_frames)) {
  246. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  247. if (!frame) {
  248. IWL_ERR(priv, "Could not allocate frame!\n");
  249. return NULL;
  250. }
  251. priv->frames_count++;
  252. return frame;
  253. }
  254. element = priv->free_frames.next;
  255. list_del(element);
  256. return list_entry(element, struct iwl3945_frame, list);
  257. }
  258. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  259. {
  260. memset(frame, 0, sizeof(*frame));
  261. list_add(&frame->list, &priv->free_frames);
  262. }
  263. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  264. struct ieee80211_hdr *hdr,
  265. int left)
  266. {
  267. if (!iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS) || !priv->beacon_skb)
  268. return 0;
  269. if (priv->beacon_skb->len > left)
  270. return 0;
  271. memcpy(hdr, priv->beacon_skb->data, priv->beacon_skb->len);
  272. return priv->beacon_skb->len;
  273. }
  274. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  275. {
  276. struct iwl3945_frame *frame;
  277. unsigned int frame_size;
  278. int rc;
  279. u8 rate;
  280. frame = iwl3945_get_free_frame(priv);
  281. if (!frame) {
  282. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  283. "command.\n");
  284. return -ENOMEM;
  285. }
  286. rate = iwl_legacy_get_lowest_plcp(priv,
  287. &priv->contexts[IWL_RXON_CTX_BSS]);
  288. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  289. rc = iwl_legacy_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  290. &frame->u.cmd[0]);
  291. iwl3945_free_frame(priv, frame);
  292. return rc;
  293. }
  294. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  295. {
  296. if (priv->_3945.shared_virt)
  297. dma_free_coherent(&priv->pci_dev->dev,
  298. sizeof(struct iwl3945_shared),
  299. priv->_3945.shared_virt,
  300. priv->_3945.shared_phys);
  301. }
  302. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  303. struct ieee80211_tx_info *info,
  304. struct iwl_device_cmd *cmd,
  305. struct sk_buff *skb_frag,
  306. int sta_id)
  307. {
  308. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  309. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  310. tx_cmd->sec_ctl = 0;
  311. switch (keyinfo->cipher) {
  312. case WLAN_CIPHER_SUITE_CCMP:
  313. tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
  314. memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
  315. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  316. break;
  317. case WLAN_CIPHER_SUITE_TKIP:
  318. break;
  319. case WLAN_CIPHER_SUITE_WEP104:
  320. tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
  321. /* fall through */
  322. case WLAN_CIPHER_SUITE_WEP40:
  323. tx_cmd->sec_ctl |= TX_CMD_SEC_WEP |
  324. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  325. memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
  326. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  327. "with key %d\n", info->control.hw_key->hw_key_idx);
  328. break;
  329. default:
  330. IWL_ERR(priv, "Unknown encode cipher %x\n", keyinfo->cipher);
  331. break;
  332. }
  333. }
  334. /*
  335. * handle build REPLY_TX command notification.
  336. */
  337. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  338. struct iwl_device_cmd *cmd,
  339. struct ieee80211_tx_info *info,
  340. struct ieee80211_hdr *hdr, u8 std_id)
  341. {
  342. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  343. __le32 tx_flags = tx_cmd->tx_flags;
  344. __le16 fc = hdr->frame_control;
  345. tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  346. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  347. tx_flags |= TX_CMD_FLG_ACK_MSK;
  348. if (ieee80211_is_mgmt(fc))
  349. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  350. if (ieee80211_is_probe_resp(fc) &&
  351. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  352. tx_flags |= TX_CMD_FLG_TSF_MSK;
  353. } else {
  354. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  355. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  356. }
  357. tx_cmd->sta_id = std_id;
  358. if (ieee80211_has_morefrags(fc))
  359. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  360. if (ieee80211_is_data_qos(fc)) {
  361. u8 *qc = ieee80211_get_qos_ctl(hdr);
  362. tx_cmd->tid_tspec = qc[0] & 0xf;
  363. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  364. } else {
  365. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  366. }
  367. iwl_legacy_tx_cmd_protection(priv, info, fc, &tx_flags);
  368. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  369. if (ieee80211_is_mgmt(fc)) {
  370. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  371. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
  372. else
  373. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
  374. } else {
  375. tx_cmd->timeout.pm_frame_timeout = 0;
  376. }
  377. tx_cmd->driver_txop = 0;
  378. tx_cmd->tx_flags = tx_flags;
  379. tx_cmd->next_frame_len = 0;
  380. }
  381. /*
  382. * start REPLY_TX command process
  383. */
  384. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  385. {
  386. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  387. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  388. struct iwl3945_tx_cmd *tx_cmd;
  389. struct iwl_tx_queue *txq = NULL;
  390. struct iwl_queue *q = NULL;
  391. struct iwl_device_cmd *out_cmd;
  392. struct iwl_cmd_meta *out_meta;
  393. dma_addr_t phys_addr;
  394. dma_addr_t txcmd_phys;
  395. int txq_id = skb_get_queue_mapping(skb);
  396. u16 len, idx, hdr_len;
  397. u8 id;
  398. u8 unicast;
  399. u8 sta_id;
  400. u8 tid = 0;
  401. __le16 fc;
  402. u8 wait_write_ptr = 0;
  403. unsigned long flags;
  404. spin_lock_irqsave(&priv->lock, flags);
  405. if (iwl_legacy_is_rfkill(priv)) {
  406. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  407. goto drop_unlock;
  408. }
  409. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  410. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  411. goto drop_unlock;
  412. }
  413. unicast = !is_multicast_ether_addr(hdr->addr1);
  414. id = 0;
  415. fc = hdr->frame_control;
  416. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  417. if (ieee80211_is_auth(fc))
  418. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  419. else if (ieee80211_is_assoc_req(fc))
  420. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  421. else if (ieee80211_is_reassoc_req(fc))
  422. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  423. #endif
  424. spin_unlock_irqrestore(&priv->lock, flags);
  425. hdr_len = ieee80211_hdrlen(fc);
  426. /* Find index into station table for destination station */
  427. sta_id = iwl_legacy_sta_id_or_broadcast(
  428. priv, &priv->contexts[IWL_RXON_CTX_BSS],
  429. info->control.sta);
  430. if (sta_id == IWL_INVALID_STATION) {
  431. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  432. hdr->addr1);
  433. goto drop;
  434. }
  435. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  436. if (ieee80211_is_data_qos(fc)) {
  437. u8 *qc = ieee80211_get_qos_ctl(hdr);
  438. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  439. if (unlikely(tid >= MAX_TID_COUNT))
  440. goto drop;
  441. }
  442. /* Descriptor for chosen Tx queue */
  443. txq = &priv->txq[txq_id];
  444. q = &txq->q;
  445. if ((iwl_legacy_queue_space(q) < q->high_mark))
  446. goto drop;
  447. spin_lock_irqsave(&priv->lock, flags);
  448. idx = iwl_legacy_get_cmd_index(q, q->write_ptr, 0);
  449. /* Set up driver data for this TFD */
  450. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  451. txq->txb[q->write_ptr].skb = skb;
  452. txq->txb[q->write_ptr].ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  453. /* Init first empty entry in queue's array of Tx/cmd buffers */
  454. out_cmd = txq->cmd[idx];
  455. out_meta = &txq->meta[idx];
  456. tx_cmd = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  457. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  458. memset(tx_cmd, 0, sizeof(*tx_cmd));
  459. /*
  460. * Set up the Tx-command (not MAC!) header.
  461. * Store the chosen Tx queue and TFD index within the sequence field;
  462. * after Tx, uCode's Tx response will return this value so driver can
  463. * locate the frame within the tx queue and do post-tx processing.
  464. */
  465. out_cmd->hdr.cmd = REPLY_TX;
  466. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  467. INDEX_TO_SEQ(q->write_ptr)));
  468. /* Copy MAC header from skb into command buffer */
  469. memcpy(tx_cmd->hdr, hdr, hdr_len);
  470. if (info->control.hw_key)
  471. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  472. /* TODO need this for burst mode later on */
  473. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  474. /* set is_hcca to 0; it probably will never be implemented */
  475. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  476. /* Total # bytes to be transmitted */
  477. len = (u16)skb->len;
  478. tx_cmd->len = cpu_to_le16(len);
  479. iwl_legacy_dbg_log_tx_data_frame(priv, len, hdr);
  480. iwl_legacy_update_stats(priv, true, fc, len);
  481. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  482. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  483. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  484. txq->need_update = 1;
  485. } else {
  486. wait_write_ptr = 1;
  487. txq->need_update = 0;
  488. }
  489. IWL_DEBUG_TX(priv, "sequence nr = 0X%x\n",
  490. le16_to_cpu(out_cmd->hdr.sequence));
  491. IWL_DEBUG_TX(priv, "tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags));
  492. iwl_print_hex_dump(priv, IWL_DL_TX, tx_cmd, sizeof(*tx_cmd));
  493. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr,
  494. ieee80211_hdrlen(fc));
  495. /*
  496. * Use the first empty entry in this queue's command buffer array
  497. * to contain the Tx command and MAC header concatenated together
  498. * (payload data will be in another buffer).
  499. * Size of this varies, due to varying MAC header length.
  500. * If end is not dword aligned, we'll have 2 extra bytes at the end
  501. * of the MAC header (device reads on dword boundaries).
  502. * We'll tell device about this padding later.
  503. */
  504. len = sizeof(struct iwl3945_tx_cmd) +
  505. sizeof(struct iwl_cmd_header) + hdr_len;
  506. len = (len + 3) & ~3;
  507. /* Physical address of this Tx command's header (not MAC header!),
  508. * within command buffer array. */
  509. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  510. len, PCI_DMA_TODEVICE);
  511. /* we do not map meta data ... so we can safely access address to
  512. * provide to unmap command*/
  513. dma_unmap_addr_set(out_meta, mapping, txcmd_phys);
  514. dma_unmap_len_set(out_meta, len, len);
  515. /* Add buffer containing Tx command and MAC(!) header to TFD's
  516. * first entry */
  517. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  518. txcmd_phys, len, 1, 0);
  519. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  520. * if any (802.11 null frames have no payload). */
  521. len = skb->len - hdr_len;
  522. if (len) {
  523. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  524. len, PCI_DMA_TODEVICE);
  525. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  526. phys_addr, len,
  527. 0, U32_PAD(len));
  528. }
  529. /* Tell device the write index *just past* this latest filled TFD */
  530. q->write_ptr = iwl_legacy_queue_inc_wrap(q->write_ptr, q->n_bd);
  531. iwl_legacy_txq_update_write_ptr(priv, txq);
  532. spin_unlock_irqrestore(&priv->lock, flags);
  533. if ((iwl_legacy_queue_space(q) < q->high_mark)
  534. && priv->mac80211_registered) {
  535. if (wait_write_ptr) {
  536. spin_lock_irqsave(&priv->lock, flags);
  537. txq->need_update = 1;
  538. iwl_legacy_txq_update_write_ptr(priv, txq);
  539. spin_unlock_irqrestore(&priv->lock, flags);
  540. }
  541. iwl_legacy_stop_queue(priv, txq);
  542. }
  543. return 0;
  544. drop_unlock:
  545. spin_unlock_irqrestore(&priv->lock, flags);
  546. drop:
  547. return -1;
  548. }
  549. static int iwl3945_get_measurement(struct iwl_priv *priv,
  550. struct ieee80211_measurement_params *params,
  551. u8 type)
  552. {
  553. struct iwl_spectrum_cmd spectrum;
  554. struct iwl_rx_packet *pkt;
  555. struct iwl_host_cmd cmd = {
  556. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  557. .data = (void *)&spectrum,
  558. .flags = CMD_WANT_SKB,
  559. };
  560. u32 add_time = le64_to_cpu(params->start_time);
  561. int rc;
  562. int spectrum_resp_status;
  563. int duration = le16_to_cpu(params->duration);
  564. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  565. if (iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS))
  566. add_time = iwl_legacy_usecs_to_beacons(priv,
  567. le64_to_cpu(params->start_time) - priv->_3945.last_tsf,
  568. le16_to_cpu(ctx->timing.beacon_interval));
  569. memset(&spectrum, 0, sizeof(spectrum));
  570. spectrum.channel_count = cpu_to_le16(1);
  571. spectrum.flags =
  572. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  573. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  574. cmd.len = sizeof(spectrum);
  575. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  576. if (iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS))
  577. spectrum.start_time =
  578. iwl_legacy_add_beacon_time(priv,
  579. priv->_3945.last_beacon_time, add_time,
  580. le16_to_cpu(ctx->timing.beacon_interval));
  581. else
  582. spectrum.start_time = 0;
  583. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  584. spectrum.channels[0].channel = params->channel;
  585. spectrum.channels[0].type = type;
  586. if (ctx->active.flags & RXON_FLG_BAND_24G_MSK)
  587. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  588. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  589. rc = iwl_legacy_send_cmd_sync(priv, &cmd);
  590. if (rc)
  591. return rc;
  592. pkt = (struct iwl_rx_packet *)cmd.reply_page;
  593. if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
  594. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  595. rc = -EIO;
  596. }
  597. spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
  598. switch (spectrum_resp_status) {
  599. case 0: /* Command will be handled */
  600. if (pkt->u.spectrum.id != 0xff) {
  601. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  602. pkt->u.spectrum.id);
  603. priv->measurement_status &= ~MEASUREMENT_READY;
  604. }
  605. priv->measurement_status |= MEASUREMENT_ACTIVE;
  606. rc = 0;
  607. break;
  608. case 1: /* Command will not be handled */
  609. rc = -EAGAIN;
  610. break;
  611. }
  612. iwl_legacy_free_pages(priv, cmd.reply_page);
  613. return rc;
  614. }
  615. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  616. struct iwl_rx_mem_buffer *rxb)
  617. {
  618. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  619. struct iwl_alive_resp *palive;
  620. struct delayed_work *pwork;
  621. palive = &pkt->u.alive_frame;
  622. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  623. "0x%01X 0x%01X\n",
  624. palive->is_valid, palive->ver_type,
  625. palive->ver_subtype);
  626. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  627. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  628. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  629. sizeof(struct iwl_alive_resp));
  630. pwork = &priv->init_alive_start;
  631. } else {
  632. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  633. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  634. sizeof(struct iwl_alive_resp));
  635. pwork = &priv->alive_start;
  636. iwl3945_disable_events(priv);
  637. }
  638. /* We delay the ALIVE response by 5ms to
  639. * give the HW RF Kill time to activate... */
  640. if (palive->is_valid == UCODE_VALID_OK)
  641. queue_delayed_work(priv->workqueue, pwork,
  642. msecs_to_jiffies(5));
  643. else
  644. IWL_WARN(priv, "uCode did not respond OK.\n");
  645. }
  646. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  647. struct iwl_rx_mem_buffer *rxb)
  648. {
  649. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  650. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  651. #endif
  652. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  653. }
  654. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  655. struct iwl_rx_mem_buffer *rxb)
  656. {
  657. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  658. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  659. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  660. u8 rate = beacon->beacon_notify_hdr.rate;
  661. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  662. "tsf %d %d rate %d\n",
  663. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  664. beacon->beacon_notify_hdr.failure_frame,
  665. le32_to_cpu(beacon->ibss_mgr_status),
  666. le32_to_cpu(beacon->high_tsf),
  667. le32_to_cpu(beacon->low_tsf), rate);
  668. #endif
  669. priv->ibss_manager = le32_to_cpu(beacon->ibss_mgr_status);
  670. }
  671. /* Handle notification from uCode that card's power state is changing
  672. * due to software, hardware, or critical temperature RFKILL */
  673. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  674. struct iwl_rx_mem_buffer *rxb)
  675. {
  676. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  677. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  678. unsigned long status = priv->status;
  679. IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
  680. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  681. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  682. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  683. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  684. if (flags & HW_CARD_DISABLED)
  685. set_bit(STATUS_RF_KILL_HW, &priv->status);
  686. else
  687. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  688. iwl_legacy_scan_cancel(priv);
  689. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  690. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  691. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  692. test_bit(STATUS_RF_KILL_HW, &priv->status));
  693. else
  694. wake_up(&priv->wait_command_queue);
  695. }
  696. /**
  697. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  698. *
  699. * Setup the RX handlers for each of the reply types sent from the uCode
  700. * to the host.
  701. *
  702. * This function chains into the hardware specific files for them to setup
  703. * any hardware specific handlers as well.
  704. */
  705. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  706. {
  707. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  708. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  709. priv->rx_handlers[REPLY_ERROR] = iwl_legacy_rx_reply_error;
  710. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_legacy_rx_csa;
  711. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  712. iwl_legacy_rx_spectrum_measure_notif;
  713. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_legacy_rx_pm_sleep_notif;
  714. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  715. iwl_legacy_rx_pm_debug_statistics_notif;
  716. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  717. /*
  718. * The same handler is used for both the REPLY to a discrete
  719. * statistics request from the host as well as for the periodic
  720. * statistics notifications (after received beacons) from the uCode.
  721. */
  722. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_reply_statistics;
  723. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  724. iwl_legacy_setup_rx_scan_handlers(priv);
  725. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  726. /* Set up hardware specific Rx handlers */
  727. iwl3945_hw_rx_handler_setup(priv);
  728. }
  729. /************************** RX-FUNCTIONS ****************************/
  730. /*
  731. * Rx theory of operation
  732. *
  733. * The host allocates 32 DMA target addresses and passes the host address
  734. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  735. * 0 to 31
  736. *
  737. * Rx Queue Indexes
  738. * The host/firmware share two index registers for managing the Rx buffers.
  739. *
  740. * The READ index maps to the first position that the firmware may be writing
  741. * to -- the driver can read up to (but not including) this position and get
  742. * good data.
  743. * The READ index is managed by the firmware once the card is enabled.
  744. *
  745. * The WRITE index maps to the last position the driver has read from -- the
  746. * position preceding WRITE is the last slot the firmware can place a packet.
  747. *
  748. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  749. * WRITE = READ.
  750. *
  751. * During initialization, the host sets up the READ queue position to the first
  752. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  753. *
  754. * When the firmware places a packet in a buffer, it will advance the READ index
  755. * and fire the RX interrupt. The driver can then query the READ index and
  756. * process as many packets as possible, moving the WRITE index forward as it
  757. * resets the Rx queue buffers with new memory.
  758. *
  759. * The management in the driver is as follows:
  760. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  761. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  762. * to replenish the iwl->rxq->rx_free.
  763. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  764. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  765. * 'processed' and 'read' driver indexes as well)
  766. * + A received packet is processed and handed to the kernel network stack,
  767. * detached from the iwl->rxq. The driver 'processed' index is updated.
  768. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  769. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  770. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  771. * were enough free buffers and RX_STALLED is set it is cleared.
  772. *
  773. *
  774. * Driver sequence:
  775. *
  776. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  777. * iwl3945_rx_queue_restock
  778. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  779. * queue, updates firmware pointers, and updates
  780. * the WRITE index. If insufficient rx_free buffers
  781. * are available, schedules iwl3945_rx_replenish
  782. *
  783. * -- enable interrupts --
  784. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  785. * READ INDEX, detaching the SKB from the pool.
  786. * Moves the packet buffer from queue to rx_used.
  787. * Calls iwl3945_rx_queue_restock to refill any empty
  788. * slots.
  789. * ...
  790. *
  791. */
  792. /**
  793. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  794. */
  795. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  796. dma_addr_t dma_addr)
  797. {
  798. return cpu_to_le32((u32)dma_addr);
  799. }
  800. /**
  801. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  802. *
  803. * If there are slots in the RX queue that need to be restocked,
  804. * and we have free pre-allocated buffers, fill the ranks as much
  805. * as we can, pulling from rx_free.
  806. *
  807. * This moves the 'write' index forward to catch up with 'processed', and
  808. * also updates the memory address in the firmware to reference the new
  809. * target buffer.
  810. */
  811. static void iwl3945_rx_queue_restock(struct iwl_priv *priv)
  812. {
  813. struct iwl_rx_queue *rxq = &priv->rxq;
  814. struct list_head *element;
  815. struct iwl_rx_mem_buffer *rxb;
  816. unsigned long flags;
  817. int write;
  818. spin_lock_irqsave(&rxq->lock, flags);
  819. write = rxq->write & ~0x7;
  820. while ((iwl_legacy_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  821. /* Get next free Rx buffer, remove from free list */
  822. element = rxq->rx_free.next;
  823. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  824. list_del(element);
  825. /* Point to Rx buffer via next RBD in circular buffer */
  826. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->page_dma);
  827. rxq->queue[rxq->write] = rxb;
  828. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  829. rxq->free_count--;
  830. }
  831. spin_unlock_irqrestore(&rxq->lock, flags);
  832. /* If the pre-allocated buffer pool is dropping low, schedule to
  833. * refill it */
  834. if (rxq->free_count <= RX_LOW_WATERMARK)
  835. queue_work(priv->workqueue, &priv->rx_replenish);
  836. /* If we've added more space for the firmware to place data, tell it.
  837. * Increment device's write pointer in multiples of 8. */
  838. if ((rxq->write_actual != (rxq->write & ~0x7))
  839. || (abs(rxq->write - rxq->read) > 7)) {
  840. spin_lock_irqsave(&rxq->lock, flags);
  841. rxq->need_update = 1;
  842. spin_unlock_irqrestore(&rxq->lock, flags);
  843. iwl_legacy_rx_queue_update_write_ptr(priv, rxq);
  844. }
  845. }
  846. /**
  847. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  848. *
  849. * When moving to rx_free an SKB is allocated for the slot.
  850. *
  851. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  852. * This is called as a scheduled work item (except for during initialization)
  853. */
  854. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  855. {
  856. struct iwl_rx_queue *rxq = &priv->rxq;
  857. struct list_head *element;
  858. struct iwl_rx_mem_buffer *rxb;
  859. struct page *page;
  860. unsigned long flags;
  861. gfp_t gfp_mask = priority;
  862. while (1) {
  863. spin_lock_irqsave(&rxq->lock, flags);
  864. if (list_empty(&rxq->rx_used)) {
  865. spin_unlock_irqrestore(&rxq->lock, flags);
  866. return;
  867. }
  868. spin_unlock_irqrestore(&rxq->lock, flags);
  869. if (rxq->free_count > RX_LOW_WATERMARK)
  870. gfp_mask |= __GFP_NOWARN;
  871. if (priv->hw_params.rx_page_order > 0)
  872. gfp_mask |= __GFP_COMP;
  873. /* Alloc a new receive buffer */
  874. page = alloc_pages(gfp_mask, priv->hw_params.rx_page_order);
  875. if (!page) {
  876. if (net_ratelimit())
  877. IWL_DEBUG_INFO(priv, "Failed to allocate SKB buffer.\n");
  878. if ((rxq->free_count <= RX_LOW_WATERMARK) &&
  879. net_ratelimit())
  880. IWL_CRIT(priv, "Failed to allocate SKB buffer with %s. Only %u free buffers remaining.\n",
  881. priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
  882. rxq->free_count);
  883. /* We don't reschedule replenish work here -- we will
  884. * call the restock method and if it still needs
  885. * more buffers it will schedule replenish */
  886. break;
  887. }
  888. spin_lock_irqsave(&rxq->lock, flags);
  889. if (list_empty(&rxq->rx_used)) {
  890. spin_unlock_irqrestore(&rxq->lock, flags);
  891. __free_pages(page, priv->hw_params.rx_page_order);
  892. return;
  893. }
  894. element = rxq->rx_used.next;
  895. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  896. list_del(element);
  897. spin_unlock_irqrestore(&rxq->lock, flags);
  898. rxb->page = page;
  899. /* Get physical address of RB/SKB */
  900. rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
  901. PAGE_SIZE << priv->hw_params.rx_page_order,
  902. PCI_DMA_FROMDEVICE);
  903. spin_lock_irqsave(&rxq->lock, flags);
  904. list_add_tail(&rxb->list, &rxq->rx_free);
  905. rxq->free_count++;
  906. priv->alloc_rxb_page++;
  907. spin_unlock_irqrestore(&rxq->lock, flags);
  908. }
  909. }
  910. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  911. {
  912. unsigned long flags;
  913. int i;
  914. spin_lock_irqsave(&rxq->lock, flags);
  915. INIT_LIST_HEAD(&rxq->rx_free);
  916. INIT_LIST_HEAD(&rxq->rx_used);
  917. /* Fill the rx_used queue with _all_ of the Rx buffers */
  918. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  919. /* In the reset function, these buffers may have been allocated
  920. * to an SKB, so we need to unmap and free potential storage */
  921. if (rxq->pool[i].page != NULL) {
  922. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  923. PAGE_SIZE << priv->hw_params.rx_page_order,
  924. PCI_DMA_FROMDEVICE);
  925. __iwl_legacy_free_pages(priv, rxq->pool[i].page);
  926. rxq->pool[i].page = NULL;
  927. }
  928. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  929. }
  930. /* Set us so that we have processed and used all buffers, but have
  931. * not restocked the Rx queue with fresh buffers */
  932. rxq->read = rxq->write = 0;
  933. rxq->write_actual = 0;
  934. rxq->free_count = 0;
  935. spin_unlock_irqrestore(&rxq->lock, flags);
  936. }
  937. void iwl3945_rx_replenish(void *data)
  938. {
  939. struct iwl_priv *priv = data;
  940. unsigned long flags;
  941. iwl3945_rx_allocate(priv, GFP_KERNEL);
  942. spin_lock_irqsave(&priv->lock, flags);
  943. iwl3945_rx_queue_restock(priv);
  944. spin_unlock_irqrestore(&priv->lock, flags);
  945. }
  946. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  947. {
  948. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  949. iwl3945_rx_queue_restock(priv);
  950. }
  951. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  952. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  953. * This free routine walks the list of POOL entries and if SKB is set to
  954. * non NULL it is unmapped and freed
  955. */
  956. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  957. {
  958. int i;
  959. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  960. if (rxq->pool[i].page != NULL) {
  961. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  962. PAGE_SIZE << priv->hw_params.rx_page_order,
  963. PCI_DMA_FROMDEVICE);
  964. __iwl_legacy_free_pages(priv, rxq->pool[i].page);
  965. rxq->pool[i].page = NULL;
  966. }
  967. }
  968. dma_free_coherent(&priv->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  969. rxq->bd_dma);
  970. dma_free_coherent(&priv->pci_dev->dev, sizeof(struct iwl_rb_status),
  971. rxq->rb_stts, rxq->rb_stts_dma);
  972. rxq->bd = NULL;
  973. rxq->rb_stts = NULL;
  974. }
  975. /* Convert linear signal-to-noise ratio into dB */
  976. static u8 ratio2dB[100] = {
  977. /* 0 1 2 3 4 5 6 7 8 9 */
  978. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  979. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  980. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  981. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  982. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  983. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  984. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  985. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  986. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  987. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  988. };
  989. /* Calculates a relative dB value from a ratio of linear
  990. * (i.e. not dB) signal levels.
  991. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  992. int iwl3945_calc_db_from_ratio(int sig_ratio)
  993. {
  994. /* 1000:1 or higher just report as 60 dB */
  995. if (sig_ratio >= 1000)
  996. return 60;
  997. /* 100:1 or higher, divide by 10 and use table,
  998. * add 20 dB to make up for divide by 10 */
  999. if (sig_ratio >= 100)
  1000. return 20 + (int)ratio2dB[sig_ratio/10];
  1001. /* We shouldn't see this */
  1002. if (sig_ratio < 1)
  1003. return 0;
  1004. /* Use table for ratios 1:1 - 99:1 */
  1005. return (int)ratio2dB[sig_ratio];
  1006. }
  1007. /**
  1008. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1009. *
  1010. * Uses the priv->rx_handlers callback function array to invoke
  1011. * the appropriate handlers, including command responses,
  1012. * frame-received notifications, and other notifications.
  1013. */
  1014. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1015. {
  1016. struct iwl_rx_mem_buffer *rxb;
  1017. struct iwl_rx_packet *pkt;
  1018. struct iwl_rx_queue *rxq = &priv->rxq;
  1019. u32 r, i;
  1020. int reclaim;
  1021. unsigned long flags;
  1022. u8 fill_rx = 0;
  1023. u32 count = 8;
  1024. int total_empty = 0;
  1025. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1026. * buffer that the driver may process (last buffer filled by ucode). */
  1027. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1028. i = rxq->read;
  1029. /* calculate total frames need to be restock after handling RX */
  1030. total_empty = r - rxq->write_actual;
  1031. if (total_empty < 0)
  1032. total_empty += RX_QUEUE_SIZE;
  1033. if (total_empty > (RX_QUEUE_SIZE / 2))
  1034. fill_rx = 1;
  1035. /* Rx interrupt, but nothing sent from uCode */
  1036. if (i == r)
  1037. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  1038. while (i != r) {
  1039. int len;
  1040. rxb = rxq->queue[i];
  1041. /* If an RXB doesn't have a Rx queue slot associated with it,
  1042. * then a bug has been introduced in the queue refilling
  1043. * routines -- catch it here */
  1044. BUG_ON(rxb == NULL);
  1045. rxq->queue[i] = NULL;
  1046. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  1047. PAGE_SIZE << priv->hw_params.rx_page_order,
  1048. PCI_DMA_FROMDEVICE);
  1049. pkt = rxb_addr(rxb);
  1050. len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  1051. len += sizeof(u32); /* account for status word */
  1052. trace_iwlwifi_legacy_dev_rx(priv, pkt, len);
  1053. /* Reclaim a command buffer only if this packet is a response
  1054. * to a (driver-originated) command.
  1055. * If the packet (e.g. Rx frame) originated from uCode,
  1056. * there is no command buffer to reclaim.
  1057. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1058. * but apparently a few don't get set; catch them here. */
  1059. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1060. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1061. (pkt->hdr.cmd != REPLY_TX);
  1062. /* Based on type of command response or notification,
  1063. * handle those that need handling via function in
  1064. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1065. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1066. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1067. iwl_legacy_get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1068. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1069. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1070. } else {
  1071. /* No handling needed */
  1072. IWL_DEBUG_RX(priv,
  1073. "r %d i %d No handler needed for %s, 0x%02x\n",
  1074. r, i, iwl_legacy_get_cmd_string(pkt->hdr.cmd),
  1075. pkt->hdr.cmd);
  1076. }
  1077. /*
  1078. * XXX: After here, we should always check rxb->page
  1079. * against NULL before touching it or its virtual
  1080. * memory (pkt). Because some rx_handler might have
  1081. * already taken or freed the pages.
  1082. */
  1083. if (reclaim) {
  1084. /* Invoke any callbacks, transfer the buffer to caller,
  1085. * and fire off the (possibly) blocking iwl_legacy_send_cmd()
  1086. * as we reclaim the driver command queue */
  1087. if (rxb->page)
  1088. iwl_legacy_tx_cmd_complete(priv, rxb);
  1089. else
  1090. IWL_WARN(priv, "Claim null rxb?\n");
  1091. }
  1092. /* Reuse the page if possible. For notification packets and
  1093. * SKBs that fail to Rx correctly, add them back into the
  1094. * rx_free list for reuse later. */
  1095. spin_lock_irqsave(&rxq->lock, flags);
  1096. if (rxb->page != NULL) {
  1097. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  1098. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  1099. PCI_DMA_FROMDEVICE);
  1100. list_add_tail(&rxb->list, &rxq->rx_free);
  1101. rxq->free_count++;
  1102. } else
  1103. list_add_tail(&rxb->list, &rxq->rx_used);
  1104. spin_unlock_irqrestore(&rxq->lock, flags);
  1105. i = (i + 1) & RX_QUEUE_MASK;
  1106. /* If there are a lot of unused frames,
  1107. * restock the Rx queue so ucode won't assert. */
  1108. if (fill_rx) {
  1109. count++;
  1110. if (count >= 8) {
  1111. rxq->read = i;
  1112. iwl3945_rx_replenish_now(priv);
  1113. count = 0;
  1114. }
  1115. }
  1116. }
  1117. /* Backtrack one entry */
  1118. rxq->read = i;
  1119. if (fill_rx)
  1120. iwl3945_rx_replenish_now(priv);
  1121. else
  1122. iwl3945_rx_queue_restock(priv);
  1123. }
  1124. /* call this function to flush any scheduled tasklet */
  1125. static inline void iwl3945_synchronize_irq(struct iwl_priv *priv)
  1126. {
  1127. /* wait to make sure we flush pending tasklet*/
  1128. synchronize_irq(priv->pci_dev->irq);
  1129. tasklet_kill(&priv->irq_tasklet);
  1130. }
  1131. static const char *iwl3945_desc_lookup(int i)
  1132. {
  1133. switch (i) {
  1134. case 1:
  1135. return "FAIL";
  1136. case 2:
  1137. return "BAD_PARAM";
  1138. case 3:
  1139. return "BAD_CHECKSUM";
  1140. case 4:
  1141. return "NMI_INTERRUPT";
  1142. case 5:
  1143. return "SYSASSERT";
  1144. case 6:
  1145. return "FATAL_ERROR";
  1146. }
  1147. return "UNKNOWN";
  1148. }
  1149. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1150. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1151. void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1152. {
  1153. u32 i;
  1154. u32 desc, time, count, base, data1;
  1155. u32 blink1, blink2, ilink1, ilink2;
  1156. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1157. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1158. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1159. return;
  1160. }
  1161. count = iwl_legacy_read_targ_mem(priv, base);
  1162. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1163. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1164. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1165. priv->status, count);
  1166. }
  1167. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1168. "ilink1 nmiPC Line\n");
  1169. for (i = ERROR_START_OFFSET;
  1170. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1171. i += ERROR_ELEM_SIZE) {
  1172. desc = iwl_legacy_read_targ_mem(priv, base + i);
  1173. time =
  1174. iwl_legacy_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1175. blink1 =
  1176. iwl_legacy_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1177. blink2 =
  1178. iwl_legacy_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1179. ilink1 =
  1180. iwl_legacy_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1181. ilink2 =
  1182. iwl_legacy_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1183. data1 =
  1184. iwl_legacy_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1185. IWL_ERR(priv,
  1186. "%-13s (0x%X) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1187. iwl3945_desc_lookup(desc), desc, time, blink1, blink2,
  1188. ilink1, ilink2, data1);
  1189. trace_iwlwifi_legacy_dev_ucode_error(priv, desc, time, data1, 0,
  1190. 0, blink1, blink2, ilink1, ilink2);
  1191. }
  1192. }
  1193. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1194. {
  1195. u32 inta, handled = 0;
  1196. u32 inta_fh;
  1197. unsigned long flags;
  1198. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  1199. u32 inta_mask;
  1200. #endif
  1201. spin_lock_irqsave(&priv->lock, flags);
  1202. /* Ack/clear/reset pending uCode interrupts.
  1203. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1204. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1205. inta = iwl_read32(priv, CSR_INT);
  1206. iwl_write32(priv, CSR_INT, inta);
  1207. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1208. * Any new interrupts that happen after this, either while we're
  1209. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1210. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1211. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1212. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  1213. if (iwl_legacy_get_debug_level(priv) & IWL_DL_ISR) {
  1214. /* just for debug */
  1215. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1216. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1217. inta, inta_mask, inta_fh);
  1218. }
  1219. #endif
  1220. spin_unlock_irqrestore(&priv->lock, flags);
  1221. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1222. * atomic, make sure that inta covers all the interrupts that
  1223. * we've discovered, even if FH interrupt came in just after
  1224. * reading CSR_INT. */
  1225. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1226. inta |= CSR_INT_BIT_FH_RX;
  1227. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1228. inta |= CSR_INT_BIT_FH_TX;
  1229. /* Now service all interrupt bits discovered above. */
  1230. if (inta & CSR_INT_BIT_HW_ERR) {
  1231. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1232. /* Tell the device to stop sending interrupts */
  1233. iwl_legacy_disable_interrupts(priv);
  1234. priv->isr_stats.hw++;
  1235. iwl_legacy_irq_handle_error(priv);
  1236. handled |= CSR_INT_BIT_HW_ERR;
  1237. return;
  1238. }
  1239. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  1240. if (iwl_legacy_get_debug_level(priv) & (IWL_DL_ISR)) {
  1241. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1242. if (inta & CSR_INT_BIT_SCD) {
  1243. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1244. "the frame/frames.\n");
  1245. priv->isr_stats.sch++;
  1246. }
  1247. /* Alive notification via Rx interrupt will do the real work */
  1248. if (inta & CSR_INT_BIT_ALIVE) {
  1249. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1250. priv->isr_stats.alive++;
  1251. }
  1252. }
  1253. #endif
  1254. /* Safely ignore these bits for debug checks below */
  1255. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1256. /* Error detected by uCode */
  1257. if (inta & CSR_INT_BIT_SW_ERR) {
  1258. IWL_ERR(priv, "Microcode SW error detected. "
  1259. "Restarting 0x%X.\n", inta);
  1260. priv->isr_stats.sw++;
  1261. iwl_legacy_irq_handle_error(priv);
  1262. handled |= CSR_INT_BIT_SW_ERR;
  1263. }
  1264. /* uCode wakes up after power-down sleep */
  1265. if (inta & CSR_INT_BIT_WAKEUP) {
  1266. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1267. iwl_legacy_rx_queue_update_write_ptr(priv, &priv->rxq);
  1268. iwl_legacy_txq_update_write_ptr(priv, &priv->txq[0]);
  1269. iwl_legacy_txq_update_write_ptr(priv, &priv->txq[1]);
  1270. iwl_legacy_txq_update_write_ptr(priv, &priv->txq[2]);
  1271. iwl_legacy_txq_update_write_ptr(priv, &priv->txq[3]);
  1272. iwl_legacy_txq_update_write_ptr(priv, &priv->txq[4]);
  1273. iwl_legacy_txq_update_write_ptr(priv, &priv->txq[5]);
  1274. priv->isr_stats.wakeup++;
  1275. handled |= CSR_INT_BIT_WAKEUP;
  1276. }
  1277. /* All uCode command responses, including Tx command responses,
  1278. * Rx "responses" (frame-received notification), and other
  1279. * notifications from uCode come through here*/
  1280. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1281. iwl3945_rx_handle(priv);
  1282. priv->isr_stats.rx++;
  1283. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1284. }
  1285. if (inta & CSR_INT_BIT_FH_TX) {
  1286. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1287. priv->isr_stats.tx++;
  1288. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1289. iwl_legacy_write_direct32(priv, FH39_TCSR_CREDIT
  1290. (FH39_SRVC_CHNL), 0x0);
  1291. handled |= CSR_INT_BIT_FH_TX;
  1292. }
  1293. if (inta & ~handled) {
  1294. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1295. priv->isr_stats.unhandled++;
  1296. }
  1297. if (inta & ~priv->inta_mask) {
  1298. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1299. inta & ~priv->inta_mask);
  1300. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1301. }
  1302. /* Re-enable all interrupts */
  1303. /* only Re-enable if disabled by irq */
  1304. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1305. iwl_legacy_enable_interrupts(priv);
  1306. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  1307. if (iwl_legacy_get_debug_level(priv) & (IWL_DL_ISR)) {
  1308. inta = iwl_read32(priv, CSR_INT);
  1309. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1310. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1311. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1312. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1313. }
  1314. #endif
  1315. }
  1316. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1317. enum ieee80211_band band,
  1318. u8 is_active, u8 n_probes,
  1319. struct iwl3945_scan_channel *scan_ch,
  1320. struct ieee80211_vif *vif)
  1321. {
  1322. struct ieee80211_channel *chan;
  1323. const struct ieee80211_supported_band *sband;
  1324. const struct iwl_channel_info *ch_info;
  1325. u16 passive_dwell = 0;
  1326. u16 active_dwell = 0;
  1327. int added, i;
  1328. sband = iwl_get_hw_mode(priv, band);
  1329. if (!sband)
  1330. return 0;
  1331. active_dwell = iwl_legacy_get_active_dwell_time(priv, band, n_probes);
  1332. passive_dwell = iwl_legacy_get_passive_dwell_time(priv, band, vif);
  1333. if (passive_dwell <= active_dwell)
  1334. passive_dwell = active_dwell + 1;
  1335. for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
  1336. chan = priv->scan_request->channels[i];
  1337. if (chan->band != band)
  1338. continue;
  1339. scan_ch->channel = chan->hw_value;
  1340. ch_info = iwl_legacy_get_channel_info(priv, band,
  1341. scan_ch->channel);
  1342. if (!iwl_legacy_is_channel_valid(ch_info)) {
  1343. IWL_DEBUG_SCAN(priv,
  1344. "Channel %d is INVALID for this band.\n",
  1345. scan_ch->channel);
  1346. continue;
  1347. }
  1348. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1349. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1350. /* If passive , set up for auto-switch
  1351. * and use long active_dwell time.
  1352. */
  1353. if (!is_active || iwl_legacy_is_channel_passive(ch_info) ||
  1354. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1355. scan_ch->type = 0; /* passive */
  1356. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1357. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1358. } else {
  1359. scan_ch->type = 1; /* active */
  1360. }
  1361. /* Set direct probe bits. These may be used both for active
  1362. * scan channels (probes gets sent right away),
  1363. * or for passive channels (probes get se sent only after
  1364. * hearing clear Rx packet).*/
  1365. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1366. if (n_probes)
  1367. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1368. } else {
  1369. /* uCode v1 does not allow setting direct probe bits on
  1370. * passive channel. */
  1371. if ((scan_ch->type & 1) && n_probes)
  1372. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1373. }
  1374. /* Set txpower levels to defaults */
  1375. scan_ch->tpc.dsp_atten = 110;
  1376. /* scan_pwr_info->tpc.dsp_atten; */
  1377. /*scan_pwr_info->tpc.tx_gain; */
  1378. if (band == IEEE80211_BAND_5GHZ)
  1379. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1380. else {
  1381. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1382. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1383. * power level:
  1384. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1385. */
  1386. }
  1387. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1388. scan_ch->channel,
  1389. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1390. (scan_ch->type & 1) ?
  1391. active_dwell : passive_dwell);
  1392. scan_ch++;
  1393. added++;
  1394. }
  1395. IWL_DEBUG_SCAN(priv, "total channels to scan %d\n", added);
  1396. return added;
  1397. }
  1398. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1399. struct ieee80211_rate *rates)
  1400. {
  1401. int i;
  1402. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  1403. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1404. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1405. rates[i].hw_value_short = i;
  1406. rates[i].flags = 0;
  1407. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1408. /*
  1409. * If CCK != 1M then set short preamble rate flag.
  1410. */
  1411. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1412. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1413. }
  1414. }
  1415. }
  1416. /******************************************************************************
  1417. *
  1418. * uCode download functions
  1419. *
  1420. ******************************************************************************/
  1421. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1422. {
  1423. iwl_legacy_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1424. iwl_legacy_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1425. iwl_legacy_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1426. iwl_legacy_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1427. iwl_legacy_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1428. iwl_legacy_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1429. }
  1430. /**
  1431. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1432. * looking at all data.
  1433. */
  1434. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1435. {
  1436. u32 val;
  1437. u32 save_len = len;
  1438. int rc = 0;
  1439. u32 errcnt;
  1440. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1441. iwl_legacy_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1442. IWL39_RTC_INST_LOWER_BOUND);
  1443. errcnt = 0;
  1444. for (; len > 0; len -= sizeof(u32), image++) {
  1445. /* read data comes through single port, auto-incr addr */
  1446. /* NOTE: Use the debugless read so we don't flood kernel log
  1447. * if IWL_DL_IO is set */
  1448. val = _iwl_legacy_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1449. if (val != le32_to_cpu(*image)) {
  1450. IWL_ERR(priv, "uCode INST section is invalid at "
  1451. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1452. save_len - len, val, le32_to_cpu(*image));
  1453. rc = -EIO;
  1454. errcnt++;
  1455. if (errcnt >= 20)
  1456. break;
  1457. }
  1458. }
  1459. if (!errcnt)
  1460. IWL_DEBUG_INFO(priv,
  1461. "ucode image in INSTRUCTION memory is good\n");
  1462. return rc;
  1463. }
  1464. /**
  1465. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1466. * using sample data 100 bytes apart. If these sample points are good,
  1467. * it's a pretty good bet that everything between them is good, too.
  1468. */
  1469. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1470. {
  1471. u32 val;
  1472. int rc = 0;
  1473. u32 errcnt = 0;
  1474. u32 i;
  1475. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1476. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1477. /* read data comes through single port, auto-incr addr */
  1478. /* NOTE: Use the debugless read so we don't flood kernel log
  1479. * if IWL_DL_IO is set */
  1480. iwl_legacy_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1481. i + IWL39_RTC_INST_LOWER_BOUND);
  1482. val = _iwl_legacy_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1483. if (val != le32_to_cpu(*image)) {
  1484. #if 0 /* Enable this if you want to see details */
  1485. IWL_ERR(priv, "uCode INST section is invalid at "
  1486. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1487. i, val, *image);
  1488. #endif
  1489. rc = -EIO;
  1490. errcnt++;
  1491. if (errcnt >= 3)
  1492. break;
  1493. }
  1494. }
  1495. return rc;
  1496. }
  1497. /**
  1498. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1499. * and verify its contents
  1500. */
  1501. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1502. {
  1503. __le32 *image;
  1504. u32 len;
  1505. int rc = 0;
  1506. /* Try bootstrap */
  1507. image = (__le32 *)priv->ucode_boot.v_addr;
  1508. len = priv->ucode_boot.len;
  1509. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1510. if (rc == 0) {
  1511. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1512. return 0;
  1513. }
  1514. /* Try initialize */
  1515. image = (__le32 *)priv->ucode_init.v_addr;
  1516. len = priv->ucode_init.len;
  1517. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1518. if (rc == 0) {
  1519. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1520. return 0;
  1521. }
  1522. /* Try runtime/protocol */
  1523. image = (__le32 *)priv->ucode_code.v_addr;
  1524. len = priv->ucode_code.len;
  1525. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1526. if (rc == 0) {
  1527. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1528. return 0;
  1529. }
  1530. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1531. /* Since nothing seems to match, show first several data entries in
  1532. * instruction SRAM, so maybe visual inspection will give a clue.
  1533. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1534. image = (__le32 *)priv->ucode_boot.v_addr;
  1535. len = priv->ucode_boot.len;
  1536. rc = iwl3945_verify_inst_full(priv, image, len);
  1537. return rc;
  1538. }
  1539. static void iwl3945_nic_start(struct iwl_priv *priv)
  1540. {
  1541. /* Remove all resets to allow NIC to operate */
  1542. iwl_write32(priv, CSR_RESET, 0);
  1543. }
  1544. #define IWL3945_UCODE_GET(item) \
  1545. static u32 iwl3945_ucode_get_##item(const struct iwl_ucode_header *ucode)\
  1546. { \
  1547. return le32_to_cpu(ucode->v1.item); \
  1548. }
  1549. static u32 iwl3945_ucode_get_header_size(u32 api_ver)
  1550. {
  1551. return 24;
  1552. }
  1553. static u8 *iwl3945_ucode_get_data(const struct iwl_ucode_header *ucode)
  1554. {
  1555. return (u8 *) ucode->v1.data;
  1556. }
  1557. IWL3945_UCODE_GET(inst_size);
  1558. IWL3945_UCODE_GET(data_size);
  1559. IWL3945_UCODE_GET(init_size);
  1560. IWL3945_UCODE_GET(init_data_size);
  1561. IWL3945_UCODE_GET(boot_size);
  1562. /**
  1563. * iwl3945_read_ucode - Read uCode images from disk file.
  1564. *
  1565. * Copy into buffers for card to fetch via bus-mastering
  1566. */
  1567. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1568. {
  1569. const struct iwl_ucode_header *ucode;
  1570. int ret = -EINVAL, index;
  1571. const struct firmware *ucode_raw;
  1572. /* firmware file name contains uCode/driver compatibility version */
  1573. const char *name_pre = priv->cfg->fw_name_pre;
  1574. const unsigned int api_max = priv->cfg->ucode_api_max;
  1575. const unsigned int api_min = priv->cfg->ucode_api_min;
  1576. char buf[25];
  1577. u8 *src;
  1578. size_t len;
  1579. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1580. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1581. * request_firmware() is synchronous, file is in memory on return. */
  1582. for (index = api_max; index >= api_min; index--) {
  1583. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1584. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1585. if (ret < 0) {
  1586. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1587. buf, ret);
  1588. if (ret == -ENOENT)
  1589. continue;
  1590. else
  1591. goto error;
  1592. } else {
  1593. if (index < api_max)
  1594. IWL_ERR(priv, "Loaded firmware %s, "
  1595. "which is deprecated. "
  1596. " Please use API v%u instead.\n",
  1597. buf, api_max);
  1598. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1599. "(%zd bytes) from disk\n",
  1600. buf, ucode_raw->size);
  1601. break;
  1602. }
  1603. }
  1604. if (ret < 0)
  1605. goto error;
  1606. /* Make sure that we got at least our header! */
  1607. if (ucode_raw->size < iwl3945_ucode_get_header_size(1)) {
  1608. IWL_ERR(priv, "File size way too small!\n");
  1609. ret = -EINVAL;
  1610. goto err_release;
  1611. }
  1612. /* Data from ucode file: header followed by uCode images */
  1613. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1614. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1615. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1616. inst_size = iwl3945_ucode_get_inst_size(ucode);
  1617. data_size = iwl3945_ucode_get_data_size(ucode);
  1618. init_size = iwl3945_ucode_get_init_size(ucode);
  1619. init_data_size = iwl3945_ucode_get_init_data_size(ucode);
  1620. boot_size = iwl3945_ucode_get_boot_size(ucode);
  1621. src = iwl3945_ucode_get_data(ucode);
  1622. /* api_ver should match the api version forming part of the
  1623. * firmware filename ... but we don't check for that and only rely
  1624. * on the API version read from firmware header from here on forward */
  1625. if (api_ver < api_min || api_ver > api_max) {
  1626. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1627. "Driver supports v%u, firmware is v%u.\n",
  1628. api_max, api_ver);
  1629. priv->ucode_ver = 0;
  1630. ret = -EINVAL;
  1631. goto err_release;
  1632. }
  1633. if (api_ver != api_max)
  1634. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1635. "got %u. New firmware can be obtained "
  1636. "from http://www.intellinuxwireless.org.\n",
  1637. api_max, api_ver);
  1638. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1639. IWL_UCODE_MAJOR(priv->ucode_ver),
  1640. IWL_UCODE_MINOR(priv->ucode_ver),
  1641. IWL_UCODE_API(priv->ucode_ver),
  1642. IWL_UCODE_SERIAL(priv->ucode_ver));
  1643. snprintf(priv->hw->wiphy->fw_version,
  1644. sizeof(priv->hw->wiphy->fw_version),
  1645. "%u.%u.%u.%u",
  1646. IWL_UCODE_MAJOR(priv->ucode_ver),
  1647. IWL_UCODE_MINOR(priv->ucode_ver),
  1648. IWL_UCODE_API(priv->ucode_ver),
  1649. IWL_UCODE_SERIAL(priv->ucode_ver));
  1650. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1651. priv->ucode_ver);
  1652. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1653. inst_size);
  1654. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1655. data_size);
  1656. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1657. init_size);
  1658. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1659. init_data_size);
  1660. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1661. boot_size);
  1662. /* Verify size of file vs. image size info in file's header */
  1663. if (ucode_raw->size != iwl3945_ucode_get_header_size(api_ver) +
  1664. inst_size + data_size + init_size +
  1665. init_data_size + boot_size) {
  1666. IWL_DEBUG_INFO(priv,
  1667. "uCode file size %zd does not match expected size\n",
  1668. ucode_raw->size);
  1669. ret = -EINVAL;
  1670. goto err_release;
  1671. }
  1672. /* Verify that uCode images will fit in card's SRAM */
  1673. if (inst_size > IWL39_MAX_INST_SIZE) {
  1674. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1675. inst_size);
  1676. ret = -EINVAL;
  1677. goto err_release;
  1678. }
  1679. if (data_size > IWL39_MAX_DATA_SIZE) {
  1680. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1681. data_size);
  1682. ret = -EINVAL;
  1683. goto err_release;
  1684. }
  1685. if (init_size > IWL39_MAX_INST_SIZE) {
  1686. IWL_DEBUG_INFO(priv,
  1687. "uCode init instr len %d too large to fit in\n",
  1688. init_size);
  1689. ret = -EINVAL;
  1690. goto err_release;
  1691. }
  1692. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1693. IWL_DEBUG_INFO(priv,
  1694. "uCode init data len %d too large to fit in\n",
  1695. init_data_size);
  1696. ret = -EINVAL;
  1697. goto err_release;
  1698. }
  1699. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1700. IWL_DEBUG_INFO(priv,
  1701. "uCode boot instr len %d too large to fit in\n",
  1702. boot_size);
  1703. ret = -EINVAL;
  1704. goto err_release;
  1705. }
  1706. /* Allocate ucode buffers for card's bus-master loading ... */
  1707. /* Runtime instructions and 2 copies of data:
  1708. * 1) unmodified from disk
  1709. * 2) backup cache for save/restore during power-downs */
  1710. priv->ucode_code.len = inst_size;
  1711. iwl_legacy_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1712. priv->ucode_data.len = data_size;
  1713. iwl_legacy_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1714. priv->ucode_data_backup.len = data_size;
  1715. iwl_legacy_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1716. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1717. !priv->ucode_data_backup.v_addr)
  1718. goto err_pci_alloc;
  1719. /* Initialization instructions and data */
  1720. if (init_size && init_data_size) {
  1721. priv->ucode_init.len = init_size;
  1722. iwl_legacy_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1723. priv->ucode_init_data.len = init_data_size;
  1724. iwl_legacy_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1725. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1726. goto err_pci_alloc;
  1727. }
  1728. /* Bootstrap (instructions only, no data) */
  1729. if (boot_size) {
  1730. priv->ucode_boot.len = boot_size;
  1731. iwl_legacy_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1732. if (!priv->ucode_boot.v_addr)
  1733. goto err_pci_alloc;
  1734. }
  1735. /* Copy images into buffers for card's bus-master reads ... */
  1736. /* Runtime instructions (first block of data in file) */
  1737. len = inst_size;
  1738. IWL_DEBUG_INFO(priv,
  1739. "Copying (but not loading) uCode instr len %zd\n", len);
  1740. memcpy(priv->ucode_code.v_addr, src, len);
  1741. src += len;
  1742. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1743. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1744. /* Runtime data (2nd block)
  1745. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  1746. len = data_size;
  1747. IWL_DEBUG_INFO(priv,
  1748. "Copying (but not loading) uCode data len %zd\n", len);
  1749. memcpy(priv->ucode_data.v_addr, src, len);
  1750. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1751. src += len;
  1752. /* Initialization instructions (3rd block) */
  1753. if (init_size) {
  1754. len = init_size;
  1755. IWL_DEBUG_INFO(priv,
  1756. "Copying (but not loading) init instr len %zd\n", len);
  1757. memcpy(priv->ucode_init.v_addr, src, len);
  1758. src += len;
  1759. }
  1760. /* Initialization data (4th block) */
  1761. if (init_data_size) {
  1762. len = init_data_size;
  1763. IWL_DEBUG_INFO(priv,
  1764. "Copying (but not loading) init data len %zd\n", len);
  1765. memcpy(priv->ucode_init_data.v_addr, src, len);
  1766. src += len;
  1767. }
  1768. /* Bootstrap instructions (5th block) */
  1769. len = boot_size;
  1770. IWL_DEBUG_INFO(priv,
  1771. "Copying (but not loading) boot instr len %zd\n", len);
  1772. memcpy(priv->ucode_boot.v_addr, src, len);
  1773. /* We have our copies now, allow OS release its copies */
  1774. release_firmware(ucode_raw);
  1775. return 0;
  1776. err_pci_alloc:
  1777. IWL_ERR(priv, "failed to allocate pci memory\n");
  1778. ret = -ENOMEM;
  1779. iwl3945_dealloc_ucode_pci(priv);
  1780. err_release:
  1781. release_firmware(ucode_raw);
  1782. error:
  1783. return ret;
  1784. }
  1785. /**
  1786. * iwl3945_set_ucode_ptrs - Set uCode address location
  1787. *
  1788. * Tell initialization uCode where to find runtime uCode.
  1789. *
  1790. * BSM registers initially contain pointers to initialization uCode.
  1791. * We need to replace them to load runtime uCode inst and data,
  1792. * and to save runtime data when powering down.
  1793. */
  1794. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  1795. {
  1796. dma_addr_t pinst;
  1797. dma_addr_t pdata;
  1798. /* bits 31:0 for 3945 */
  1799. pinst = priv->ucode_code.p_addr;
  1800. pdata = priv->ucode_data_backup.p_addr;
  1801. /* Tell bootstrap uCode where to find image to load */
  1802. iwl_legacy_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  1803. iwl_legacy_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  1804. iwl_legacy_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  1805. priv->ucode_data.len);
  1806. /* Inst byte count must be last to set up, bit 31 signals uCode
  1807. * that all new ptr/size info is in place */
  1808. iwl_legacy_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  1809. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  1810. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  1811. return 0;
  1812. }
  1813. /**
  1814. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  1815. *
  1816. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  1817. *
  1818. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  1819. */
  1820. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  1821. {
  1822. /* Check alive response for "valid" sign from uCode */
  1823. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  1824. /* We had an error bringing up the hardware, so take it
  1825. * all the way back down so we can try again */
  1826. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  1827. goto restart;
  1828. }
  1829. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  1830. * This is a paranoid check, because we would not have gotten the
  1831. * "initialize" alive if code weren't properly loaded. */
  1832. if (iwl3945_verify_ucode(priv)) {
  1833. /* Runtime instruction load was bad;
  1834. * take it all the way back down so we can try again */
  1835. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  1836. goto restart;
  1837. }
  1838. /* Send pointers to protocol/runtime uCode image ... init code will
  1839. * load and launch runtime uCode, which will send us another "Alive"
  1840. * notification. */
  1841. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  1842. if (iwl3945_set_ucode_ptrs(priv)) {
  1843. /* Runtime instruction load won't happen;
  1844. * take it all the way back down so we can try again */
  1845. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  1846. goto restart;
  1847. }
  1848. return;
  1849. restart:
  1850. queue_work(priv->workqueue, &priv->restart);
  1851. }
  1852. /**
  1853. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  1854. * from protocol/runtime uCode (initialization uCode's
  1855. * Alive gets handled by iwl3945_init_alive_start()).
  1856. */
  1857. static void iwl3945_alive_start(struct iwl_priv *priv)
  1858. {
  1859. int thermal_spin = 0;
  1860. u32 rfkill;
  1861. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  1862. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1863. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1864. /* We had an error bringing up the hardware, so take it
  1865. * all the way back down so we can try again */
  1866. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1867. goto restart;
  1868. }
  1869. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1870. * This is a paranoid check, because we would not have gotten the
  1871. * "runtime" alive if code weren't properly loaded. */
  1872. if (iwl3945_verify_ucode(priv)) {
  1873. /* Runtime instruction load was bad;
  1874. * take it all the way back down so we can try again */
  1875. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1876. goto restart;
  1877. }
  1878. rfkill = iwl_legacy_read_prph(priv, APMG_RFKILL_REG);
  1879. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  1880. if (rfkill & 0x1) {
  1881. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1882. /* if RFKILL is not on, then wait for thermal
  1883. * sensor in adapter to kick in */
  1884. while (iwl3945_hw_get_temperature(priv) == 0) {
  1885. thermal_spin++;
  1886. udelay(10);
  1887. }
  1888. if (thermal_spin)
  1889. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  1890. thermal_spin * 10);
  1891. } else
  1892. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1893. /* After the ALIVE response, we can send commands to 3945 uCode */
  1894. set_bit(STATUS_ALIVE, &priv->status);
  1895. /* Enable watchdog to monitor the driver tx queues */
  1896. iwl_legacy_setup_watchdog(priv);
  1897. if (iwl_legacy_is_rfkill(priv))
  1898. return;
  1899. ieee80211_wake_queues(priv->hw);
  1900. priv->active_rate = IWL_RATES_MASK_3945;
  1901. iwl_legacy_power_update_mode(priv, true);
  1902. if (iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS)) {
  1903. struct iwl3945_rxon_cmd *active_rxon =
  1904. (struct iwl3945_rxon_cmd *)(&ctx->active);
  1905. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1906. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1907. } else {
  1908. /* Initialize our rx_config data */
  1909. iwl_legacy_connection_init_rx_config(priv, ctx);
  1910. }
  1911. /* Configure Bluetooth device coexistence support */
  1912. iwl_legacy_send_bt_config(priv);
  1913. set_bit(STATUS_READY, &priv->status);
  1914. /* Configure the adapter for unassociated operation */
  1915. iwl3945_commit_rxon(priv, ctx);
  1916. iwl3945_reg_txpower_periodic(priv);
  1917. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1918. wake_up(&priv->wait_command_queue);
  1919. return;
  1920. restart:
  1921. queue_work(priv->workqueue, &priv->restart);
  1922. }
  1923. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  1924. static void __iwl3945_down(struct iwl_priv *priv)
  1925. {
  1926. unsigned long flags;
  1927. int exit_pending;
  1928. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1929. iwl_legacy_scan_cancel_timeout(priv, 200);
  1930. exit_pending = test_and_set_bit(STATUS_EXIT_PENDING, &priv->status);
  1931. /* Stop TX queues watchdog. We need to have STATUS_EXIT_PENDING bit set
  1932. * to prevent rearm timer */
  1933. del_timer_sync(&priv->watchdog);
  1934. /* Station information will now be cleared in device */
  1935. iwl_legacy_clear_ucode_stations(priv, NULL);
  1936. iwl_legacy_dealloc_bcast_stations(priv);
  1937. iwl_legacy_clear_driver_stations(priv);
  1938. /* Unblock any waiting calls */
  1939. wake_up_all(&priv->wait_command_queue);
  1940. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1941. * exiting the module */
  1942. if (!exit_pending)
  1943. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1944. /* stop and reset the on-board processor */
  1945. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1946. /* tell the device to stop sending interrupts */
  1947. spin_lock_irqsave(&priv->lock, flags);
  1948. iwl_legacy_disable_interrupts(priv);
  1949. spin_unlock_irqrestore(&priv->lock, flags);
  1950. iwl3945_synchronize_irq(priv);
  1951. if (priv->mac80211_registered)
  1952. ieee80211_stop_queues(priv->hw);
  1953. /* If we have not previously called iwl3945_init() then
  1954. * clear all bits but the RF Kill bits and return */
  1955. if (!iwl_legacy_is_init(priv)) {
  1956. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1957. STATUS_RF_KILL_HW |
  1958. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1959. STATUS_GEO_CONFIGURED |
  1960. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1961. STATUS_EXIT_PENDING;
  1962. goto exit;
  1963. }
  1964. /* ...otherwise clear out all the status bits but the RF Kill
  1965. * bit and continue taking the NIC down. */
  1966. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1967. STATUS_RF_KILL_HW |
  1968. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1969. STATUS_GEO_CONFIGURED |
  1970. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1971. STATUS_FW_ERROR |
  1972. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1973. STATUS_EXIT_PENDING;
  1974. iwl3945_hw_txq_ctx_stop(priv);
  1975. iwl3945_hw_rxq_stop(priv);
  1976. /* Power-down device's busmaster DMA clocks */
  1977. iwl_legacy_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  1978. udelay(5);
  1979. /* Stop the device, and put it in low power state */
  1980. iwl_legacy_apm_stop(priv);
  1981. exit:
  1982. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1983. if (priv->beacon_skb)
  1984. dev_kfree_skb(priv->beacon_skb);
  1985. priv->beacon_skb = NULL;
  1986. /* clear out any free frames */
  1987. iwl3945_clear_free_frames(priv);
  1988. }
  1989. static void iwl3945_down(struct iwl_priv *priv)
  1990. {
  1991. mutex_lock(&priv->mutex);
  1992. __iwl3945_down(priv);
  1993. mutex_unlock(&priv->mutex);
  1994. iwl3945_cancel_deferred_work(priv);
  1995. }
  1996. #define MAX_HW_RESTARTS 5
  1997. static int iwl3945_alloc_bcast_station(struct iwl_priv *priv)
  1998. {
  1999. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2000. unsigned long flags;
  2001. u8 sta_id;
  2002. spin_lock_irqsave(&priv->sta_lock, flags);
  2003. sta_id = iwl_legacy_prep_station(priv, ctx,
  2004. iwlegacy_bcast_addr, false, NULL);
  2005. if (sta_id == IWL_INVALID_STATION) {
  2006. IWL_ERR(priv, "Unable to prepare broadcast station\n");
  2007. spin_unlock_irqrestore(&priv->sta_lock, flags);
  2008. return -EINVAL;
  2009. }
  2010. priv->stations[sta_id].used |= IWL_STA_DRIVER_ACTIVE;
  2011. priv->stations[sta_id].used |= IWL_STA_BCAST;
  2012. spin_unlock_irqrestore(&priv->sta_lock, flags);
  2013. return 0;
  2014. }
  2015. static int __iwl3945_up(struct iwl_priv *priv)
  2016. {
  2017. int rc, i;
  2018. rc = iwl3945_alloc_bcast_station(priv);
  2019. if (rc)
  2020. return rc;
  2021. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2022. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2023. return -EIO;
  2024. }
  2025. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2026. IWL_ERR(priv, "ucode not available for device bring up\n");
  2027. return -EIO;
  2028. }
  2029. /* If platform's RF_KILL switch is NOT set to KILL */
  2030. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2031. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2032. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2033. else {
  2034. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2035. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2036. return -ENODEV;
  2037. }
  2038. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2039. rc = iwl3945_hw_nic_init(priv);
  2040. if (rc) {
  2041. IWL_ERR(priv, "Unable to int nic\n");
  2042. return rc;
  2043. }
  2044. /* make sure rfkill handshake bits are cleared */
  2045. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2046. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2047. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2048. /* clear (again), then enable host interrupts */
  2049. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2050. iwl_legacy_enable_interrupts(priv);
  2051. /* really make sure rfkill handshake bits are cleared */
  2052. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2053. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2054. /* Copy original ucode data image from disk into backup cache.
  2055. * This will be used to initialize the on-board processor's
  2056. * data SRAM for a clean start when the runtime program first loads. */
  2057. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2058. priv->ucode_data.len);
  2059. /* We return success when we resume from suspend and rf_kill is on. */
  2060. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2061. return 0;
  2062. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2063. /* load bootstrap state machine,
  2064. * load bootstrap program into processor's memory,
  2065. * prepare to load the "initialize" uCode */
  2066. rc = priv->cfg->ops->lib->load_ucode(priv);
  2067. if (rc) {
  2068. IWL_ERR(priv,
  2069. "Unable to set up bootstrap uCode: %d\n", rc);
  2070. continue;
  2071. }
  2072. /* start card; "initialize" will load runtime ucode */
  2073. iwl3945_nic_start(priv);
  2074. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2075. return 0;
  2076. }
  2077. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2078. __iwl3945_down(priv);
  2079. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2080. /* tried to restart and config the device for as long as our
  2081. * patience could withstand */
  2082. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2083. return -EIO;
  2084. }
  2085. /*****************************************************************************
  2086. *
  2087. * Workqueue callbacks
  2088. *
  2089. *****************************************************************************/
  2090. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2091. {
  2092. struct iwl_priv *priv =
  2093. container_of(data, struct iwl_priv, init_alive_start.work);
  2094. mutex_lock(&priv->mutex);
  2095. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2096. goto out;
  2097. iwl3945_init_alive_start(priv);
  2098. out:
  2099. mutex_unlock(&priv->mutex);
  2100. }
  2101. static void iwl3945_bg_alive_start(struct work_struct *data)
  2102. {
  2103. struct iwl_priv *priv =
  2104. container_of(data, struct iwl_priv, alive_start.work);
  2105. mutex_lock(&priv->mutex);
  2106. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2107. goto out;
  2108. iwl3945_alive_start(priv);
  2109. out:
  2110. mutex_unlock(&priv->mutex);
  2111. }
  2112. /*
  2113. * 3945 cannot interrupt driver when hardware rf kill switch toggles;
  2114. * driver must poll CSR_GP_CNTRL_REG register for change. This register
  2115. * *is* readable even when device has been SW_RESET into low power mode
  2116. * (e.g. during RF KILL).
  2117. */
  2118. static void iwl3945_rfkill_poll(struct work_struct *data)
  2119. {
  2120. struct iwl_priv *priv =
  2121. container_of(data, struct iwl_priv, _3945.rfkill_poll.work);
  2122. bool old_rfkill = test_bit(STATUS_RF_KILL_HW, &priv->status);
  2123. bool new_rfkill = !(iwl_read32(priv, CSR_GP_CNTRL)
  2124. & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
  2125. if (new_rfkill != old_rfkill) {
  2126. if (new_rfkill)
  2127. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2128. else
  2129. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2130. wiphy_rfkill_set_hw_state(priv->hw->wiphy, new_rfkill);
  2131. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  2132. new_rfkill ? "disable radio" : "enable radio");
  2133. }
  2134. /* Keep this running, even if radio now enabled. This will be
  2135. * cancelled in mac_start() if system decides to start again */
  2136. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2137. round_jiffies_relative(2 * HZ));
  2138. }
  2139. int iwl3945_request_scan(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2140. {
  2141. struct iwl_host_cmd cmd = {
  2142. .id = REPLY_SCAN_CMD,
  2143. .len = sizeof(struct iwl3945_scan_cmd),
  2144. .flags = CMD_SIZE_HUGE,
  2145. };
  2146. struct iwl3945_scan_cmd *scan;
  2147. u8 n_probes = 0;
  2148. enum ieee80211_band band;
  2149. bool is_active = false;
  2150. int ret;
  2151. u16 len;
  2152. lockdep_assert_held(&priv->mutex);
  2153. if (!priv->scan_cmd) {
  2154. priv->scan_cmd = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2155. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2156. if (!priv->scan_cmd) {
  2157. IWL_DEBUG_SCAN(priv, "Fail to allocate scan memory\n");
  2158. return -ENOMEM;
  2159. }
  2160. }
  2161. scan = priv->scan_cmd;
  2162. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2163. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2164. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2165. if (iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS)) {
  2166. u16 interval;
  2167. u32 extra;
  2168. u32 suspend_time = 100;
  2169. u32 scan_suspend_time = 100;
  2170. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2171. interval = vif->bss_conf.beacon_int;
  2172. scan->suspend_time = 0;
  2173. scan->max_out_time = cpu_to_le32(200 * 1024);
  2174. if (!interval)
  2175. interval = suspend_time;
  2176. /*
  2177. * suspend time format:
  2178. * 0-19: beacon interval in usec (time before exec.)
  2179. * 20-23: 0
  2180. * 24-31: number of beacons (suspend between channels)
  2181. */
  2182. extra = (suspend_time / interval) << 24;
  2183. scan_suspend_time = 0xFF0FFFFF &
  2184. (extra | ((suspend_time % interval) * 1024));
  2185. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2186. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2187. scan_suspend_time, interval);
  2188. }
  2189. if (priv->scan_request->n_ssids) {
  2190. int i, p = 0;
  2191. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2192. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2193. /* always does wildcard anyway */
  2194. if (!priv->scan_request->ssids[i].ssid_len)
  2195. continue;
  2196. scan->direct_scan[p].id = WLAN_EID_SSID;
  2197. scan->direct_scan[p].len =
  2198. priv->scan_request->ssids[i].ssid_len;
  2199. memcpy(scan->direct_scan[p].ssid,
  2200. priv->scan_request->ssids[i].ssid,
  2201. priv->scan_request->ssids[i].ssid_len);
  2202. n_probes++;
  2203. p++;
  2204. }
  2205. is_active = true;
  2206. } else
  2207. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2208. /* We don't build a direct scan probe request; the uCode will do
  2209. * that based on the direct_mask added to each channel entry */
  2210. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2211. scan->tx_cmd.sta_id = priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id;
  2212. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2213. /* flags + rate selection */
  2214. switch (priv->scan_band) {
  2215. case IEEE80211_BAND_2GHZ:
  2216. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2217. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2218. band = IEEE80211_BAND_2GHZ;
  2219. break;
  2220. case IEEE80211_BAND_5GHZ:
  2221. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2222. band = IEEE80211_BAND_5GHZ;
  2223. break;
  2224. default:
  2225. IWL_WARN(priv, "Invalid scan band\n");
  2226. return -EIO;
  2227. }
  2228. /*
  2229. * If active scaning is requested but a certain channel
  2230. * is marked passive, we can do active scanning if we
  2231. * detect transmissions.
  2232. */
  2233. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH_DEFAULT :
  2234. IWL_GOOD_CRC_TH_DISABLED;
  2235. len = iwl_legacy_fill_probe_req(priv, (struct ieee80211_mgmt *)scan->data,
  2236. vif->addr, priv->scan_request->ie,
  2237. priv->scan_request->ie_len,
  2238. IWL_MAX_SCAN_SIZE - sizeof(*scan));
  2239. scan->tx_cmd.len = cpu_to_le16(len);
  2240. /* select Rx antennas */
  2241. scan->flags |= iwl3945_get_antenna_flags(priv);
  2242. scan->channel_count = iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2243. (void *)&scan->data[len], vif);
  2244. if (scan->channel_count == 0) {
  2245. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2246. return -EIO;
  2247. }
  2248. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2249. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2250. cmd.data = scan;
  2251. scan->len = cpu_to_le16(cmd.len);
  2252. set_bit(STATUS_SCAN_HW, &priv->status);
  2253. ret = iwl_legacy_send_cmd_sync(priv, &cmd);
  2254. if (ret)
  2255. clear_bit(STATUS_SCAN_HW, &priv->status);
  2256. return ret;
  2257. }
  2258. void iwl3945_post_scan(struct iwl_priv *priv)
  2259. {
  2260. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2261. /*
  2262. * Since setting the RXON may have been deferred while
  2263. * performing the scan, fire one off if needed
  2264. */
  2265. if (memcmp(&ctx->staging, &ctx->active, sizeof(ctx->staging)))
  2266. iwl3945_commit_rxon(priv, ctx);
  2267. }
  2268. static void iwl3945_bg_restart(struct work_struct *data)
  2269. {
  2270. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2271. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2272. return;
  2273. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2274. struct iwl_rxon_context *ctx;
  2275. mutex_lock(&priv->mutex);
  2276. for_each_context(priv, ctx)
  2277. ctx->vif = NULL;
  2278. priv->is_open = 0;
  2279. mutex_unlock(&priv->mutex);
  2280. iwl3945_down(priv);
  2281. ieee80211_restart_hw(priv->hw);
  2282. } else {
  2283. iwl3945_down(priv);
  2284. mutex_lock(&priv->mutex);
  2285. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2286. mutex_unlock(&priv->mutex);
  2287. return;
  2288. }
  2289. __iwl3945_up(priv);
  2290. mutex_unlock(&priv->mutex);
  2291. }
  2292. }
  2293. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2294. {
  2295. struct iwl_priv *priv =
  2296. container_of(data, struct iwl_priv, rx_replenish);
  2297. mutex_lock(&priv->mutex);
  2298. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2299. goto out;
  2300. iwl3945_rx_replenish(priv);
  2301. out:
  2302. mutex_unlock(&priv->mutex);
  2303. }
  2304. void iwl3945_post_associate(struct iwl_priv *priv)
  2305. {
  2306. int rc = 0;
  2307. struct ieee80211_conf *conf = NULL;
  2308. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2309. if (!ctx->vif || !priv->is_open)
  2310. return;
  2311. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2312. ctx->vif->bss_conf.aid, ctx->active.bssid_addr);
  2313. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2314. return;
  2315. iwl_legacy_scan_cancel_timeout(priv, 200);
  2316. conf = iwl_legacy_ieee80211_get_hw_conf(priv->hw);
  2317. ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2318. iwl3945_commit_rxon(priv, ctx);
  2319. rc = iwl_legacy_send_rxon_timing(priv, ctx);
  2320. if (rc)
  2321. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2322. "Attempting to continue.\n");
  2323. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2324. ctx->staging.assoc_id = cpu_to_le16(ctx->vif->bss_conf.aid);
  2325. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2326. ctx->vif->bss_conf.aid, ctx->vif->bss_conf.beacon_int);
  2327. if (ctx->vif->bss_conf.use_short_preamble)
  2328. ctx->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2329. else
  2330. ctx->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2331. if (ctx->staging.flags & RXON_FLG_BAND_24G_MSK) {
  2332. if (ctx->vif->bss_conf.use_short_slot)
  2333. ctx->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2334. else
  2335. ctx->staging.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2336. }
  2337. iwl3945_commit_rxon(priv, ctx);
  2338. switch (ctx->vif->type) {
  2339. case NL80211_IFTYPE_STATION:
  2340. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2341. break;
  2342. case NL80211_IFTYPE_ADHOC:
  2343. iwl3945_send_beacon_cmd(priv);
  2344. break;
  2345. default:
  2346. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2347. __func__, ctx->vif->type);
  2348. break;
  2349. }
  2350. }
  2351. /*****************************************************************************
  2352. *
  2353. * mac80211 entry point functions
  2354. *
  2355. *****************************************************************************/
  2356. #define UCODE_READY_TIMEOUT (2 * HZ)
  2357. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2358. {
  2359. struct iwl_priv *priv = hw->priv;
  2360. int ret;
  2361. IWL_DEBUG_MAC80211(priv, "enter\n");
  2362. /* we should be verifying the device is ready to be opened */
  2363. mutex_lock(&priv->mutex);
  2364. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2365. * ucode filename and max sizes are card-specific. */
  2366. if (!priv->ucode_code.len) {
  2367. ret = iwl3945_read_ucode(priv);
  2368. if (ret) {
  2369. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2370. mutex_unlock(&priv->mutex);
  2371. goto out_release_irq;
  2372. }
  2373. }
  2374. ret = __iwl3945_up(priv);
  2375. mutex_unlock(&priv->mutex);
  2376. if (ret)
  2377. goto out_release_irq;
  2378. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2379. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2380. * mac80211 will not be run successfully. */
  2381. ret = wait_event_timeout(priv->wait_command_queue,
  2382. test_bit(STATUS_READY, &priv->status),
  2383. UCODE_READY_TIMEOUT);
  2384. if (!ret) {
  2385. if (!test_bit(STATUS_READY, &priv->status)) {
  2386. IWL_ERR(priv,
  2387. "Wait for START_ALIVE timeout after %dms.\n",
  2388. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2389. ret = -ETIMEDOUT;
  2390. goto out_release_irq;
  2391. }
  2392. }
  2393. /* ucode is running and will send rfkill notifications,
  2394. * no need to poll the killswitch state anymore */
  2395. cancel_delayed_work(&priv->_3945.rfkill_poll);
  2396. priv->is_open = 1;
  2397. IWL_DEBUG_MAC80211(priv, "leave\n");
  2398. return 0;
  2399. out_release_irq:
  2400. priv->is_open = 0;
  2401. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2402. return ret;
  2403. }
  2404. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2405. {
  2406. struct iwl_priv *priv = hw->priv;
  2407. IWL_DEBUG_MAC80211(priv, "enter\n");
  2408. if (!priv->is_open) {
  2409. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2410. return;
  2411. }
  2412. priv->is_open = 0;
  2413. iwl3945_down(priv);
  2414. flush_workqueue(priv->workqueue);
  2415. /* start polling the killswitch state again */
  2416. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2417. round_jiffies_relative(2 * HZ));
  2418. IWL_DEBUG_MAC80211(priv, "leave\n");
  2419. }
  2420. static void iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2421. {
  2422. struct iwl_priv *priv = hw->priv;
  2423. IWL_DEBUG_MAC80211(priv, "enter\n");
  2424. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2425. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2426. if (iwl3945_tx_skb(priv, skb))
  2427. dev_kfree_skb_any(skb);
  2428. IWL_DEBUG_MAC80211(priv, "leave\n");
  2429. }
  2430. void iwl3945_config_ap(struct iwl_priv *priv)
  2431. {
  2432. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2433. struct ieee80211_vif *vif = ctx->vif;
  2434. int rc = 0;
  2435. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2436. return;
  2437. /* The following should be done only at AP bring up */
  2438. if (!(iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS))) {
  2439. /* RXON - unassoc (to set timing command) */
  2440. ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2441. iwl3945_commit_rxon(priv, ctx);
  2442. /* RXON Timing */
  2443. rc = iwl_legacy_send_rxon_timing(priv, ctx);
  2444. if (rc)
  2445. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2446. "Attempting to continue.\n");
  2447. ctx->staging.assoc_id = 0;
  2448. if (vif->bss_conf.use_short_preamble)
  2449. ctx->staging.flags |=
  2450. RXON_FLG_SHORT_PREAMBLE_MSK;
  2451. else
  2452. ctx->staging.flags &=
  2453. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2454. if (ctx->staging.flags & RXON_FLG_BAND_24G_MSK) {
  2455. if (vif->bss_conf.use_short_slot)
  2456. ctx->staging.flags |=
  2457. RXON_FLG_SHORT_SLOT_MSK;
  2458. else
  2459. ctx->staging.flags &=
  2460. ~RXON_FLG_SHORT_SLOT_MSK;
  2461. }
  2462. /* restore RXON assoc */
  2463. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2464. iwl3945_commit_rxon(priv, ctx);
  2465. }
  2466. iwl3945_send_beacon_cmd(priv);
  2467. }
  2468. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2469. struct ieee80211_vif *vif,
  2470. struct ieee80211_sta *sta,
  2471. struct ieee80211_key_conf *key)
  2472. {
  2473. struct iwl_priv *priv = hw->priv;
  2474. int ret = 0;
  2475. u8 sta_id = IWL_INVALID_STATION;
  2476. u8 static_key;
  2477. IWL_DEBUG_MAC80211(priv, "enter\n");
  2478. if (iwl3945_mod_params.sw_crypto) {
  2479. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2480. return -EOPNOTSUPP;
  2481. }
  2482. /*
  2483. * To support IBSS RSN, don't program group keys in IBSS, the
  2484. * hardware will then not attempt to decrypt the frames.
  2485. */
  2486. if (vif->type == NL80211_IFTYPE_ADHOC &&
  2487. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE))
  2488. return -EOPNOTSUPP;
  2489. static_key = !iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS);
  2490. if (!static_key) {
  2491. sta_id = iwl_legacy_sta_id_or_broadcast(
  2492. priv, &priv->contexts[IWL_RXON_CTX_BSS], sta);
  2493. if (sta_id == IWL_INVALID_STATION)
  2494. return -EINVAL;
  2495. }
  2496. mutex_lock(&priv->mutex);
  2497. iwl_legacy_scan_cancel_timeout(priv, 100);
  2498. switch (cmd) {
  2499. case SET_KEY:
  2500. if (static_key)
  2501. ret = iwl3945_set_static_key(priv, key);
  2502. else
  2503. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2504. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2505. break;
  2506. case DISABLE_KEY:
  2507. if (static_key)
  2508. ret = iwl3945_remove_static_key(priv);
  2509. else
  2510. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2511. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2512. break;
  2513. default:
  2514. ret = -EINVAL;
  2515. }
  2516. mutex_unlock(&priv->mutex);
  2517. IWL_DEBUG_MAC80211(priv, "leave\n");
  2518. return ret;
  2519. }
  2520. static int iwl3945_mac_sta_add(struct ieee80211_hw *hw,
  2521. struct ieee80211_vif *vif,
  2522. struct ieee80211_sta *sta)
  2523. {
  2524. struct iwl_priv *priv = hw->priv;
  2525. struct iwl3945_sta_priv *sta_priv = (void *)sta->drv_priv;
  2526. int ret;
  2527. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2528. u8 sta_id;
  2529. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2530. sta->addr);
  2531. mutex_lock(&priv->mutex);
  2532. IWL_DEBUG_INFO(priv, "proceeding to add station %pM\n",
  2533. sta->addr);
  2534. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2535. ret = iwl_legacy_add_station_common(priv,
  2536. &priv->contexts[IWL_RXON_CTX_BSS],
  2537. sta->addr, is_ap, sta, &sta_id);
  2538. if (ret) {
  2539. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2540. sta->addr, ret);
  2541. /* Should we return success if return code is EEXIST ? */
  2542. mutex_unlock(&priv->mutex);
  2543. return ret;
  2544. }
  2545. sta_priv->common.sta_id = sta_id;
  2546. /* Initialize rate scaling */
  2547. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2548. sta->addr);
  2549. iwl3945_rs_rate_init(priv, sta, sta_id);
  2550. mutex_unlock(&priv->mutex);
  2551. return 0;
  2552. }
  2553. static void iwl3945_configure_filter(struct ieee80211_hw *hw,
  2554. unsigned int changed_flags,
  2555. unsigned int *total_flags,
  2556. u64 multicast)
  2557. {
  2558. struct iwl_priv *priv = hw->priv;
  2559. __le32 filter_or = 0, filter_nand = 0;
  2560. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2561. #define CHK(test, flag) do { \
  2562. if (*total_flags & (test)) \
  2563. filter_or |= (flag); \
  2564. else \
  2565. filter_nand |= (flag); \
  2566. } while (0)
  2567. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  2568. changed_flags, *total_flags);
  2569. CHK(FIF_OTHER_BSS | FIF_PROMISC_IN_BSS, RXON_FILTER_PROMISC_MSK);
  2570. CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK);
  2571. CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK);
  2572. #undef CHK
  2573. mutex_lock(&priv->mutex);
  2574. ctx->staging.filter_flags &= ~filter_nand;
  2575. ctx->staging.filter_flags |= filter_or;
  2576. /*
  2577. * Not committing directly because hardware can perform a scan,
  2578. * but even if hw is ready, committing here breaks for some reason,
  2579. * we'll eventually commit the filter flags change anyway.
  2580. */
  2581. mutex_unlock(&priv->mutex);
  2582. /*
  2583. * Receiving all multicast frames is always enabled by the
  2584. * default flags setup in iwl_legacy_connection_init_rx_config()
  2585. * since we currently do not support programming multicast
  2586. * filters into the device.
  2587. */
  2588. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  2589. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2590. }
  2591. /*****************************************************************************
  2592. *
  2593. * sysfs attributes
  2594. *
  2595. *****************************************************************************/
  2596. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  2597. /*
  2598. * The following adds a new attribute to the sysfs representation
  2599. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2600. * used for controlling the debug level.
  2601. *
  2602. * See the level definitions in iwl for details.
  2603. *
  2604. * The debug_level being managed using sysfs below is a per device debug
  2605. * level that is used instead of the global debug level if it (the per
  2606. * device debug level) is set.
  2607. */
  2608. static ssize_t iwl3945_show_debug_level(struct device *d,
  2609. struct device_attribute *attr, char *buf)
  2610. {
  2611. struct iwl_priv *priv = dev_get_drvdata(d);
  2612. return sprintf(buf, "0x%08X\n", iwl_legacy_get_debug_level(priv));
  2613. }
  2614. static ssize_t iwl3945_store_debug_level(struct device *d,
  2615. struct device_attribute *attr,
  2616. const char *buf, size_t count)
  2617. {
  2618. struct iwl_priv *priv = dev_get_drvdata(d);
  2619. unsigned long val;
  2620. int ret;
  2621. ret = strict_strtoul(buf, 0, &val);
  2622. if (ret)
  2623. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2624. else {
  2625. priv->debug_level = val;
  2626. if (iwl_legacy_alloc_traffic_mem(priv))
  2627. IWL_ERR(priv,
  2628. "Not enough memory to generate traffic log\n");
  2629. }
  2630. return strnlen(buf, count);
  2631. }
  2632. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2633. iwl3945_show_debug_level, iwl3945_store_debug_level);
  2634. #endif /* CONFIG_IWLWIFI_LEGACY_DEBUG */
  2635. static ssize_t iwl3945_show_temperature(struct device *d,
  2636. struct device_attribute *attr, char *buf)
  2637. {
  2638. struct iwl_priv *priv = dev_get_drvdata(d);
  2639. if (!iwl_legacy_is_alive(priv))
  2640. return -EAGAIN;
  2641. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2642. }
  2643. static DEVICE_ATTR(temperature, S_IRUGO, iwl3945_show_temperature, NULL);
  2644. static ssize_t iwl3945_show_tx_power(struct device *d,
  2645. struct device_attribute *attr, char *buf)
  2646. {
  2647. struct iwl_priv *priv = dev_get_drvdata(d);
  2648. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2649. }
  2650. static ssize_t iwl3945_store_tx_power(struct device *d,
  2651. struct device_attribute *attr,
  2652. const char *buf, size_t count)
  2653. {
  2654. struct iwl_priv *priv = dev_get_drvdata(d);
  2655. char *p = (char *)buf;
  2656. u32 val;
  2657. val = simple_strtoul(p, &p, 10);
  2658. if (p == buf)
  2659. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2660. else
  2661. iwl3945_hw_reg_set_txpower(priv, val);
  2662. return count;
  2663. }
  2664. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, iwl3945_show_tx_power, iwl3945_store_tx_power);
  2665. static ssize_t iwl3945_show_flags(struct device *d,
  2666. struct device_attribute *attr, char *buf)
  2667. {
  2668. struct iwl_priv *priv = dev_get_drvdata(d);
  2669. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2670. return sprintf(buf, "0x%04X\n", ctx->active.flags);
  2671. }
  2672. static ssize_t iwl3945_store_flags(struct device *d,
  2673. struct device_attribute *attr,
  2674. const char *buf, size_t count)
  2675. {
  2676. struct iwl_priv *priv = dev_get_drvdata(d);
  2677. u32 flags = simple_strtoul(buf, NULL, 0);
  2678. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2679. mutex_lock(&priv->mutex);
  2680. if (le32_to_cpu(ctx->staging.flags) != flags) {
  2681. /* Cancel any currently running scans... */
  2682. if (iwl_legacy_scan_cancel_timeout(priv, 100))
  2683. IWL_WARN(priv, "Could not cancel scan.\n");
  2684. else {
  2685. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2686. flags);
  2687. ctx->staging.flags = cpu_to_le32(flags);
  2688. iwl3945_commit_rxon(priv, ctx);
  2689. }
  2690. }
  2691. mutex_unlock(&priv->mutex);
  2692. return count;
  2693. }
  2694. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, iwl3945_show_flags, iwl3945_store_flags);
  2695. static ssize_t iwl3945_show_filter_flags(struct device *d,
  2696. struct device_attribute *attr, char *buf)
  2697. {
  2698. struct iwl_priv *priv = dev_get_drvdata(d);
  2699. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2700. return sprintf(buf, "0x%04X\n",
  2701. le32_to_cpu(ctx->active.filter_flags));
  2702. }
  2703. static ssize_t iwl3945_store_filter_flags(struct device *d,
  2704. struct device_attribute *attr,
  2705. const char *buf, size_t count)
  2706. {
  2707. struct iwl_priv *priv = dev_get_drvdata(d);
  2708. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2709. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2710. mutex_lock(&priv->mutex);
  2711. if (le32_to_cpu(ctx->staging.filter_flags) != filter_flags) {
  2712. /* Cancel any currently running scans... */
  2713. if (iwl_legacy_scan_cancel_timeout(priv, 100))
  2714. IWL_WARN(priv, "Could not cancel scan.\n");
  2715. else {
  2716. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2717. "0x%04X\n", filter_flags);
  2718. ctx->staging.filter_flags =
  2719. cpu_to_le32(filter_flags);
  2720. iwl3945_commit_rxon(priv, ctx);
  2721. }
  2722. }
  2723. mutex_unlock(&priv->mutex);
  2724. return count;
  2725. }
  2726. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, iwl3945_show_filter_flags,
  2727. iwl3945_store_filter_flags);
  2728. static ssize_t iwl3945_show_measurement(struct device *d,
  2729. struct device_attribute *attr, char *buf)
  2730. {
  2731. struct iwl_priv *priv = dev_get_drvdata(d);
  2732. struct iwl_spectrum_notification measure_report;
  2733. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2734. u8 *data = (u8 *)&measure_report;
  2735. unsigned long flags;
  2736. spin_lock_irqsave(&priv->lock, flags);
  2737. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  2738. spin_unlock_irqrestore(&priv->lock, flags);
  2739. return 0;
  2740. }
  2741. memcpy(&measure_report, &priv->measure_report, size);
  2742. priv->measurement_status = 0;
  2743. spin_unlock_irqrestore(&priv->lock, flags);
  2744. while (size && (PAGE_SIZE - len)) {
  2745. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2746. PAGE_SIZE - len, 1);
  2747. len = strlen(buf);
  2748. if (PAGE_SIZE - len)
  2749. buf[len++] = '\n';
  2750. ofs += 16;
  2751. size -= min(size, 16U);
  2752. }
  2753. return len;
  2754. }
  2755. static ssize_t iwl3945_store_measurement(struct device *d,
  2756. struct device_attribute *attr,
  2757. const char *buf, size_t count)
  2758. {
  2759. struct iwl_priv *priv = dev_get_drvdata(d);
  2760. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2761. struct ieee80211_measurement_params params = {
  2762. .channel = le16_to_cpu(ctx->active.channel),
  2763. .start_time = cpu_to_le64(priv->_3945.last_tsf),
  2764. .duration = cpu_to_le16(1),
  2765. };
  2766. u8 type = IWL_MEASURE_BASIC;
  2767. u8 buffer[32];
  2768. u8 channel;
  2769. if (count) {
  2770. char *p = buffer;
  2771. strncpy(buffer, buf, min(sizeof(buffer), count));
  2772. channel = simple_strtoul(p, NULL, 0);
  2773. if (channel)
  2774. params.channel = channel;
  2775. p = buffer;
  2776. while (*p && *p != ' ')
  2777. p++;
  2778. if (*p)
  2779. type = simple_strtoul(p + 1, NULL, 0);
  2780. }
  2781. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  2782. "channel %d (for '%s')\n", type, params.channel, buf);
  2783. iwl3945_get_measurement(priv, &params, type);
  2784. return count;
  2785. }
  2786. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  2787. iwl3945_show_measurement, iwl3945_store_measurement);
  2788. static ssize_t iwl3945_store_retry_rate(struct device *d,
  2789. struct device_attribute *attr,
  2790. const char *buf, size_t count)
  2791. {
  2792. struct iwl_priv *priv = dev_get_drvdata(d);
  2793. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  2794. if (priv->retry_rate <= 0)
  2795. priv->retry_rate = 1;
  2796. return count;
  2797. }
  2798. static ssize_t iwl3945_show_retry_rate(struct device *d,
  2799. struct device_attribute *attr, char *buf)
  2800. {
  2801. struct iwl_priv *priv = dev_get_drvdata(d);
  2802. return sprintf(buf, "%d", priv->retry_rate);
  2803. }
  2804. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, iwl3945_show_retry_rate,
  2805. iwl3945_store_retry_rate);
  2806. static ssize_t iwl3945_show_channels(struct device *d,
  2807. struct device_attribute *attr, char *buf)
  2808. {
  2809. /* all this shit doesn't belong into sysfs anyway */
  2810. return 0;
  2811. }
  2812. static DEVICE_ATTR(channels, S_IRUSR, iwl3945_show_channels, NULL);
  2813. static ssize_t iwl3945_show_antenna(struct device *d,
  2814. struct device_attribute *attr, char *buf)
  2815. {
  2816. struct iwl_priv *priv = dev_get_drvdata(d);
  2817. if (!iwl_legacy_is_alive(priv))
  2818. return -EAGAIN;
  2819. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  2820. }
  2821. static ssize_t iwl3945_store_antenna(struct device *d,
  2822. struct device_attribute *attr,
  2823. const char *buf, size_t count)
  2824. {
  2825. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  2826. int ant;
  2827. if (count == 0)
  2828. return 0;
  2829. if (sscanf(buf, "%1i", &ant) != 1) {
  2830. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  2831. return count;
  2832. }
  2833. if ((ant >= 0) && (ant <= 2)) {
  2834. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  2835. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  2836. } else
  2837. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  2838. return count;
  2839. }
  2840. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, iwl3945_show_antenna, iwl3945_store_antenna);
  2841. static ssize_t iwl3945_show_status(struct device *d,
  2842. struct device_attribute *attr, char *buf)
  2843. {
  2844. struct iwl_priv *priv = dev_get_drvdata(d);
  2845. if (!iwl_legacy_is_alive(priv))
  2846. return -EAGAIN;
  2847. return sprintf(buf, "0x%08x\n", (int)priv->status);
  2848. }
  2849. static DEVICE_ATTR(status, S_IRUGO, iwl3945_show_status, NULL);
  2850. static ssize_t iwl3945_dump_error_log(struct device *d,
  2851. struct device_attribute *attr,
  2852. const char *buf, size_t count)
  2853. {
  2854. struct iwl_priv *priv = dev_get_drvdata(d);
  2855. char *p = (char *)buf;
  2856. if (p[0] == '1')
  2857. iwl3945_dump_nic_error_log(priv);
  2858. return strnlen(buf, count);
  2859. }
  2860. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, iwl3945_dump_error_log);
  2861. /*****************************************************************************
  2862. *
  2863. * driver setup and tear down
  2864. *
  2865. *****************************************************************************/
  2866. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  2867. {
  2868. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2869. init_waitqueue_head(&priv->wait_command_queue);
  2870. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  2871. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  2872. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  2873. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  2874. INIT_DELAYED_WORK(&priv->_3945.rfkill_poll, iwl3945_rfkill_poll);
  2875. iwl_legacy_setup_scan_deferred_work(priv);
  2876. iwl3945_hw_setup_deferred_work(priv);
  2877. init_timer(&priv->watchdog);
  2878. priv->watchdog.data = (unsigned long)priv;
  2879. priv->watchdog.function = iwl_legacy_bg_watchdog;
  2880. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2881. iwl3945_irq_tasklet, (unsigned long)priv);
  2882. }
  2883. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  2884. {
  2885. iwl3945_hw_cancel_deferred_work(priv);
  2886. cancel_delayed_work_sync(&priv->init_alive_start);
  2887. cancel_delayed_work(&priv->alive_start);
  2888. iwl_legacy_cancel_scan_deferred_work(priv);
  2889. }
  2890. static struct attribute *iwl3945_sysfs_entries[] = {
  2891. &dev_attr_antenna.attr,
  2892. &dev_attr_channels.attr,
  2893. &dev_attr_dump_errors.attr,
  2894. &dev_attr_flags.attr,
  2895. &dev_attr_filter_flags.attr,
  2896. &dev_attr_measurement.attr,
  2897. &dev_attr_retry_rate.attr,
  2898. &dev_attr_status.attr,
  2899. &dev_attr_temperature.attr,
  2900. &dev_attr_tx_power.attr,
  2901. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  2902. &dev_attr_debug_level.attr,
  2903. #endif
  2904. NULL
  2905. };
  2906. static struct attribute_group iwl3945_attribute_group = {
  2907. .name = NULL, /* put in device directory */
  2908. .attrs = iwl3945_sysfs_entries,
  2909. };
  2910. struct ieee80211_ops iwl3945_hw_ops = {
  2911. .tx = iwl3945_mac_tx,
  2912. .start = iwl3945_mac_start,
  2913. .stop = iwl3945_mac_stop,
  2914. .add_interface = iwl_legacy_mac_add_interface,
  2915. .remove_interface = iwl_legacy_mac_remove_interface,
  2916. .change_interface = iwl_legacy_mac_change_interface,
  2917. .config = iwl_legacy_mac_config,
  2918. .configure_filter = iwl3945_configure_filter,
  2919. .set_key = iwl3945_mac_set_key,
  2920. .conf_tx = iwl_legacy_mac_conf_tx,
  2921. .reset_tsf = iwl_legacy_mac_reset_tsf,
  2922. .bss_info_changed = iwl_legacy_mac_bss_info_changed,
  2923. .hw_scan = iwl_legacy_mac_hw_scan,
  2924. .sta_add = iwl3945_mac_sta_add,
  2925. .sta_remove = iwl_legacy_mac_sta_remove,
  2926. .tx_last_beacon = iwl_legacy_mac_tx_last_beacon,
  2927. };
  2928. static int iwl3945_init_drv(struct iwl_priv *priv)
  2929. {
  2930. int ret;
  2931. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  2932. priv->retry_rate = 1;
  2933. priv->beacon_skb = NULL;
  2934. spin_lock_init(&priv->sta_lock);
  2935. spin_lock_init(&priv->hcmd_lock);
  2936. INIT_LIST_HEAD(&priv->free_frames);
  2937. mutex_init(&priv->mutex);
  2938. priv->ieee_channels = NULL;
  2939. priv->ieee_rates = NULL;
  2940. priv->band = IEEE80211_BAND_2GHZ;
  2941. priv->iw_mode = NL80211_IFTYPE_STATION;
  2942. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2943. /* initialize force reset */
  2944. priv->force_reset.reset_duration = IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2945. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  2946. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  2947. eeprom->version);
  2948. ret = -EINVAL;
  2949. goto err;
  2950. }
  2951. ret = iwl_legacy_init_channel_map(priv);
  2952. if (ret) {
  2953. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2954. goto err;
  2955. }
  2956. /* Set up txpower settings in driver for all channels */
  2957. if (iwl3945_txpower_set_from_eeprom(priv)) {
  2958. ret = -EIO;
  2959. goto err_free_channel_map;
  2960. }
  2961. ret = iwl_legacy_init_geos(priv);
  2962. if (ret) {
  2963. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2964. goto err_free_channel_map;
  2965. }
  2966. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  2967. return 0;
  2968. err_free_channel_map:
  2969. iwl_legacy_free_channel_map(priv);
  2970. err:
  2971. return ret;
  2972. }
  2973. #define IWL3945_MAX_PROBE_REQUEST 200
  2974. static int iwl3945_setup_mac(struct iwl_priv *priv)
  2975. {
  2976. int ret;
  2977. struct ieee80211_hw *hw = priv->hw;
  2978. hw->rate_control_algorithm = "iwl-3945-rs";
  2979. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  2980. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  2981. /* Tell mac80211 our characteristics */
  2982. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2983. IEEE80211_HW_SPECTRUM_MGMT;
  2984. hw->wiphy->interface_modes =
  2985. priv->contexts[IWL_RXON_CTX_BSS].interface_modes;
  2986. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2987. WIPHY_FLAG_DISABLE_BEACON_HINTS |
  2988. WIPHY_FLAG_IBSS_RSN;
  2989. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  2990. /* we create the 802.11 header and a zero-length SSID element */
  2991. hw->wiphy->max_scan_ie_len = IWL3945_MAX_PROBE_REQUEST - 24 - 2;
  2992. /* Default value; 4 EDCA QOS priorities */
  2993. hw->queues = 4;
  2994. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2995. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2996. &priv->bands[IEEE80211_BAND_2GHZ];
  2997. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2998. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2999. &priv->bands[IEEE80211_BAND_5GHZ];
  3000. iwl_legacy_leds_init(priv);
  3001. ret = ieee80211_register_hw(priv->hw);
  3002. if (ret) {
  3003. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3004. return ret;
  3005. }
  3006. priv->mac80211_registered = 1;
  3007. return 0;
  3008. }
  3009. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3010. {
  3011. int err = 0, i;
  3012. struct iwl_priv *priv;
  3013. struct ieee80211_hw *hw;
  3014. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3015. struct iwl3945_eeprom *eeprom;
  3016. unsigned long flags;
  3017. /***********************
  3018. * 1. Allocating HW data
  3019. * ********************/
  3020. /* mac80211 allocates memory for this device instance, including
  3021. * space for this driver's private structure */
  3022. hw = iwl_legacy_alloc_all(cfg);
  3023. if (hw == NULL) {
  3024. pr_err("Can not allocate network device\n");
  3025. err = -ENOMEM;
  3026. goto out;
  3027. }
  3028. priv = hw->priv;
  3029. SET_IEEE80211_DEV(hw, &pdev->dev);
  3030. priv->cmd_queue = IWL39_CMD_QUEUE_NUM;
  3031. /* 3945 has only one valid context */
  3032. priv->valid_contexts = BIT(IWL_RXON_CTX_BSS);
  3033. for (i = 0; i < NUM_IWL_RXON_CTX; i++)
  3034. priv->contexts[i].ctxid = i;
  3035. priv->contexts[IWL_RXON_CTX_BSS].rxon_cmd = REPLY_RXON;
  3036. priv->contexts[IWL_RXON_CTX_BSS].rxon_timing_cmd = REPLY_RXON_TIMING;
  3037. priv->contexts[IWL_RXON_CTX_BSS].rxon_assoc_cmd = REPLY_RXON_ASSOC;
  3038. priv->contexts[IWL_RXON_CTX_BSS].qos_cmd = REPLY_QOS_PARAM;
  3039. priv->contexts[IWL_RXON_CTX_BSS].ap_sta_id = IWL_AP_ID;
  3040. priv->contexts[IWL_RXON_CTX_BSS].wep_key_cmd = REPLY_WEPKEY;
  3041. priv->contexts[IWL_RXON_CTX_BSS].interface_modes =
  3042. BIT(NL80211_IFTYPE_STATION) |
  3043. BIT(NL80211_IFTYPE_ADHOC);
  3044. priv->contexts[IWL_RXON_CTX_BSS].ibss_devtype = RXON_DEV_TYPE_IBSS;
  3045. priv->contexts[IWL_RXON_CTX_BSS].station_devtype = RXON_DEV_TYPE_ESS;
  3046. priv->contexts[IWL_RXON_CTX_BSS].unused_devtype = RXON_DEV_TYPE_ESS;
  3047. /*
  3048. * Disabling hardware scan means that mac80211 will perform scans
  3049. * "the hard way", rather than using device's scan.
  3050. */
  3051. if (iwl3945_mod_params.disable_hw_scan) {
  3052. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3053. iwl3945_hw_ops.hw_scan = NULL;
  3054. }
  3055. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3056. priv->cfg = cfg;
  3057. priv->pci_dev = pdev;
  3058. priv->inta_mask = CSR_INI_SET_MASK;
  3059. if (iwl_legacy_alloc_traffic_mem(priv))
  3060. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3061. /***************************
  3062. * 2. Initializing PCI bus
  3063. * *************************/
  3064. pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
  3065. PCIE_LINK_STATE_CLKPM);
  3066. if (pci_enable_device(pdev)) {
  3067. err = -ENODEV;
  3068. goto out_ieee80211_free_hw;
  3069. }
  3070. pci_set_master(pdev);
  3071. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3072. if (!err)
  3073. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3074. if (err) {
  3075. IWL_WARN(priv, "No suitable DMA available.\n");
  3076. goto out_pci_disable_device;
  3077. }
  3078. pci_set_drvdata(pdev, priv);
  3079. err = pci_request_regions(pdev, DRV_NAME);
  3080. if (err)
  3081. goto out_pci_disable_device;
  3082. /***********************
  3083. * 3. Read REV Register
  3084. * ********************/
  3085. priv->hw_base = pci_iomap(pdev, 0, 0);
  3086. if (!priv->hw_base) {
  3087. err = -ENODEV;
  3088. goto out_pci_release_regions;
  3089. }
  3090. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3091. (unsigned long long) pci_resource_len(pdev, 0));
  3092. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3093. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3094. * PCI Tx retries from interfering with C3 CPU state */
  3095. pci_write_config_byte(pdev, 0x41, 0x00);
  3096. /* these spin locks will be used in apm_ops.init and EEPROM access
  3097. * we should init now
  3098. */
  3099. spin_lock_init(&priv->reg_lock);
  3100. spin_lock_init(&priv->lock);
  3101. /*
  3102. * stop and reset the on-board processor just in case it is in a
  3103. * strange state ... like being left stranded by a primary kernel
  3104. * and this is now the kdump kernel trying to start up
  3105. */
  3106. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3107. /***********************
  3108. * 4. Read EEPROM
  3109. * ********************/
  3110. /* Read the EEPROM */
  3111. err = iwl_legacy_eeprom_init(priv);
  3112. if (err) {
  3113. IWL_ERR(priv, "Unable to init EEPROM\n");
  3114. goto out_iounmap;
  3115. }
  3116. /* MAC Address location in EEPROM same for 3945/4965 */
  3117. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3118. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", eeprom->mac_address);
  3119. SET_IEEE80211_PERM_ADDR(priv->hw, eeprom->mac_address);
  3120. /***********************
  3121. * 5. Setup HW Constants
  3122. * ********************/
  3123. /* Device-specific setup */
  3124. if (iwl3945_hw_set_hw_params(priv)) {
  3125. IWL_ERR(priv, "failed to set hw settings\n");
  3126. goto out_eeprom_free;
  3127. }
  3128. /***********************
  3129. * 6. Setup priv
  3130. * ********************/
  3131. err = iwl3945_init_drv(priv);
  3132. if (err) {
  3133. IWL_ERR(priv, "initializing driver failed\n");
  3134. goto out_unset_hw_params;
  3135. }
  3136. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3137. priv->cfg->name);
  3138. /***********************
  3139. * 7. Setup Services
  3140. * ********************/
  3141. spin_lock_irqsave(&priv->lock, flags);
  3142. iwl_legacy_disable_interrupts(priv);
  3143. spin_unlock_irqrestore(&priv->lock, flags);
  3144. pci_enable_msi(priv->pci_dev);
  3145. err = request_irq(priv->pci_dev->irq, iwl_legacy_isr,
  3146. IRQF_SHARED, DRV_NAME, priv);
  3147. if (err) {
  3148. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3149. goto out_disable_msi;
  3150. }
  3151. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3152. if (err) {
  3153. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3154. goto out_release_irq;
  3155. }
  3156. iwl_legacy_set_rxon_channel(priv,
  3157. &priv->bands[IEEE80211_BAND_2GHZ].channels[5],
  3158. &priv->contexts[IWL_RXON_CTX_BSS]);
  3159. iwl3945_setup_deferred_work(priv);
  3160. iwl3945_setup_rx_handlers(priv);
  3161. iwl_legacy_power_initialize(priv);
  3162. /*********************************
  3163. * 8. Setup and Register mac80211
  3164. * *******************************/
  3165. iwl_legacy_enable_interrupts(priv);
  3166. err = iwl3945_setup_mac(priv);
  3167. if (err)
  3168. goto out_remove_sysfs;
  3169. err = iwl_legacy_dbgfs_register(priv, DRV_NAME);
  3170. if (err)
  3171. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3172. /* Start monitoring the killswitch */
  3173. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  3174. 2 * HZ);
  3175. return 0;
  3176. out_remove_sysfs:
  3177. destroy_workqueue(priv->workqueue);
  3178. priv->workqueue = NULL;
  3179. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3180. out_release_irq:
  3181. free_irq(priv->pci_dev->irq, priv);
  3182. out_disable_msi:
  3183. pci_disable_msi(priv->pci_dev);
  3184. iwl_legacy_free_geos(priv);
  3185. iwl_legacy_free_channel_map(priv);
  3186. out_unset_hw_params:
  3187. iwl3945_unset_hw_params(priv);
  3188. out_eeprom_free:
  3189. iwl_legacy_eeprom_free(priv);
  3190. out_iounmap:
  3191. pci_iounmap(pdev, priv->hw_base);
  3192. out_pci_release_regions:
  3193. pci_release_regions(pdev);
  3194. out_pci_disable_device:
  3195. pci_set_drvdata(pdev, NULL);
  3196. pci_disable_device(pdev);
  3197. out_ieee80211_free_hw:
  3198. iwl_legacy_free_traffic_mem(priv);
  3199. ieee80211_free_hw(priv->hw);
  3200. out:
  3201. return err;
  3202. }
  3203. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3204. {
  3205. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3206. unsigned long flags;
  3207. if (!priv)
  3208. return;
  3209. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3210. iwl_legacy_dbgfs_unregister(priv);
  3211. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3212. iwl_legacy_leds_exit(priv);
  3213. if (priv->mac80211_registered) {
  3214. ieee80211_unregister_hw(priv->hw);
  3215. priv->mac80211_registered = 0;
  3216. } else {
  3217. iwl3945_down(priv);
  3218. }
  3219. /*
  3220. * Make sure device is reset to low power before unloading driver.
  3221. * This may be redundant with iwl_down(), but there are paths to
  3222. * run iwl_down() without calling apm_ops.stop(), and there are
  3223. * paths to avoid running iwl_down() at all before leaving driver.
  3224. * This (inexpensive) call *makes sure* device is reset.
  3225. */
  3226. iwl_legacy_apm_stop(priv);
  3227. /* make sure we flush any pending irq or
  3228. * tasklet for the driver
  3229. */
  3230. spin_lock_irqsave(&priv->lock, flags);
  3231. iwl_legacy_disable_interrupts(priv);
  3232. spin_unlock_irqrestore(&priv->lock, flags);
  3233. iwl3945_synchronize_irq(priv);
  3234. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3235. cancel_delayed_work_sync(&priv->_3945.rfkill_poll);
  3236. iwl3945_dealloc_ucode_pci(priv);
  3237. if (priv->rxq.bd)
  3238. iwl3945_rx_queue_free(priv, &priv->rxq);
  3239. iwl3945_hw_txq_ctx_free(priv);
  3240. iwl3945_unset_hw_params(priv);
  3241. /*netif_stop_queue(dev); */
  3242. flush_workqueue(priv->workqueue);
  3243. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3244. * priv->workqueue... so we can't take down the workqueue
  3245. * until now... */
  3246. destroy_workqueue(priv->workqueue);
  3247. priv->workqueue = NULL;
  3248. iwl_legacy_free_traffic_mem(priv);
  3249. free_irq(pdev->irq, priv);
  3250. pci_disable_msi(pdev);
  3251. pci_iounmap(pdev, priv->hw_base);
  3252. pci_release_regions(pdev);
  3253. pci_disable_device(pdev);
  3254. pci_set_drvdata(pdev, NULL);
  3255. iwl_legacy_free_channel_map(priv);
  3256. iwl_legacy_free_geos(priv);
  3257. kfree(priv->scan_cmd);
  3258. if (priv->beacon_skb)
  3259. dev_kfree_skb(priv->beacon_skb);
  3260. ieee80211_free_hw(priv->hw);
  3261. }
  3262. /*****************************************************************************
  3263. *
  3264. * driver and module entry point
  3265. *
  3266. *****************************************************************************/
  3267. static struct pci_driver iwl3945_driver = {
  3268. .name = DRV_NAME,
  3269. .id_table = iwl3945_hw_card_ids,
  3270. .probe = iwl3945_pci_probe,
  3271. .remove = __devexit_p(iwl3945_pci_remove),
  3272. .driver.pm = IWL_LEGACY_PM_OPS,
  3273. };
  3274. static int __init iwl3945_init(void)
  3275. {
  3276. int ret;
  3277. pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3278. pr_info(DRV_COPYRIGHT "\n");
  3279. ret = iwl3945_rate_control_register();
  3280. if (ret) {
  3281. pr_err("Unable to register rate control algorithm: %d\n", ret);
  3282. return ret;
  3283. }
  3284. ret = pci_register_driver(&iwl3945_driver);
  3285. if (ret) {
  3286. pr_err("Unable to initialize PCI module\n");
  3287. goto error_register;
  3288. }
  3289. return ret;
  3290. error_register:
  3291. iwl3945_rate_control_unregister();
  3292. return ret;
  3293. }
  3294. static void __exit iwl3945_exit(void)
  3295. {
  3296. pci_unregister_driver(&iwl3945_driver);
  3297. iwl3945_rate_control_unregister();
  3298. }
  3299. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3300. module_param_named(antenna, iwl3945_mod_params.antenna, int, S_IRUGO);
  3301. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3302. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, S_IRUGO);
  3303. MODULE_PARM_DESC(swcrypto,
  3304. "using software crypto (default 1 [software])");
  3305. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan,
  3306. int, S_IRUGO);
  3307. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 1)");
  3308. #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
  3309. module_param_named(debug, iwlegacy_debug_level, uint, S_IRUGO | S_IWUSR);
  3310. MODULE_PARM_DESC(debug, "debug output mask");
  3311. #endif
  3312. module_param_named(fw_restart, iwl3945_mod_params.restart_fw, int, S_IRUGO);
  3313. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3314. module_exit(iwl3945_exit);
  3315. module_init(iwl3945_init);