PageRenderTime 170ms CodeModel.GetById 76ms RepoModel.GetById 2ms app.codeStats 1ms

/drivers/atm/eni.c

https://bitbucket.org/evzijst/gittest
C | 2299 lines | 1924 code | 235 blank | 140 comment | 411 complexity | a0005e365c3f0653ad807ee73a9878f8 MD5 | raw file
Possible License(s): CC-BY-SA-3.0, GPL-2.0, LGPL-2.0
  1. /* drivers/atm/eni.c - Efficient Networks ENI155P device driver */
  2. /* Written 1995-2000 by Werner Almesberger, EPFL LRC/ICA */
  3. #include <linux/module.h>
  4. #include <linux/config.h>
  5. #include <linux/kernel.h>
  6. #include <linux/mm.h>
  7. #include <linux/pci.h>
  8. #include <linux/errno.h>
  9. #include <linux/atm.h>
  10. #include <linux/atmdev.h>
  11. #include <linux/sonet.h>
  12. #include <linux/skbuff.h>
  13. #include <linux/time.h>
  14. #include <linux/delay.h>
  15. #include <linux/uio.h>
  16. #include <linux/init.h>
  17. #include <linux/atm_eni.h>
  18. #include <linux/bitops.h>
  19. #include <asm/system.h>
  20. #include <asm/io.h>
  21. #include <asm/atomic.h>
  22. #include <asm/uaccess.h>
  23. #include <asm/string.h>
  24. #include <asm/byteorder.h>
  25. #include "tonga.h"
  26. #include "midway.h"
  27. #include "suni.h"
  28. #include "eni.h"
  29. #if !defined(__i386__) && !defined(__x86_64__)
  30. #ifndef ioremap_nocache
  31. #define ioremap_nocache(X,Y) ioremap(X,Y)
  32. #endif
  33. #endif
  34. /*
  35. * TODO:
  36. *
  37. * Show stoppers
  38. * none
  39. *
  40. * Minor
  41. * - OAM support
  42. * - fix bugs listed below
  43. */
  44. /*
  45. * KNOWN BUGS:
  46. *
  47. * - may run into JK-JK bug and deadlock
  48. * - should allocate UBR channel first
  49. * - buffer space allocation algorithm is stupid
  50. * (RX: should be maxSDU+maxdelay*rate
  51. * TX: should be maxSDU+min(maxSDU,maxdelay*rate) )
  52. * - doesn't support OAM cells
  53. * - eni_put_free may hang if not putting memory fragments that _complete_
  54. * 2^n block (never happens in real life, though)
  55. * - keeps IRQ even if initialization fails
  56. */
  57. #if 0
  58. #define DPRINTK(format,args...) printk(KERN_DEBUG format,##args)
  59. #else
  60. #define DPRINTK(format,args...)
  61. #endif
  62. #ifndef CONFIG_ATM_ENI_TUNE_BURST
  63. #define CONFIG_ATM_ENI_BURST_TX_8W
  64. #define CONFIG_ATM_ENI_BURST_RX_4W
  65. #endif
  66. #ifndef CONFIG_ATM_ENI_DEBUG
  67. #define NULLCHECK(x)
  68. #define EVENT(s,a,b)
  69. static void event_dump(void)
  70. {
  71. }
  72. #else
  73. /*
  74. * NULL pointer checking
  75. */
  76. #define NULLCHECK(x) \
  77. if ((unsigned long) (x) < 0x30) \
  78. printk(KERN_CRIT #x "==0x%lx\n",(unsigned long) (x))
  79. /*
  80. * Very extensive activity logging. Greatly improves bug detection speed but
  81. * costs a few Mbps if enabled.
  82. */
  83. #define EV 64
  84. static const char *ev[EV];
  85. static unsigned long ev_a[EV],ev_b[EV];
  86. static int ec = 0;
  87. static void EVENT(const char *s,unsigned long a,unsigned long b)
  88. {
  89. ev[ec] = s;
  90. ev_a[ec] = a;
  91. ev_b[ec] = b;
  92. ec = (ec+1) % EV;
  93. }
  94. static void event_dump(void)
  95. {
  96. int n,i;
  97. for (n = 0; n < EV; n++) {
  98. i = (ec+n) % EV;
  99. printk(KERN_NOTICE);
  100. printk(ev[i] ? ev[i] : "(null)",ev_a[i],ev_b[i]);
  101. }
  102. }
  103. #endif /* CONFIG_ATM_ENI_DEBUG */
  104. /*
  105. * NExx must not be equal at end
  106. * EExx may be equal at end
  107. * xxPJOK verify validity of pointer jumps
  108. * xxPMOK operating on a circular buffer of "c" words
  109. */
  110. #define NEPJOK(a0,a1,b) \
  111. ((a0) < (a1) ? (b) <= (a0) || (b) > (a1) : (b) <= (a0) && (b) > (a1))
  112. #define EEPJOK(a0,a1,b) \
  113. ((a0) < (a1) ? (b) < (a0) || (b) >= (a1) : (b) < (a0) && (b) >= (a1))
  114. #define NEPMOK(a0,d,b,c) NEPJOK(a0,(a0+d) & (c-1),b)
  115. #define EEPMOK(a0,d,b,c) EEPJOK(a0,(a0+d) & (c-1),b)
  116. static int tx_complete = 0,dma_complete = 0,queued = 0,requeued = 0,
  117. backlogged = 0,rx_enqueued = 0,rx_dequeued = 0,pushed = 0,submitted = 0,
  118. putting = 0;
  119. static struct atm_dev *eni_boards = NULL;
  120. static u32 *cpu_zeroes = NULL; /* aligned "magic" zeroes */
  121. static dma_addr_t zeroes;
  122. /* Read/write registers on card */
  123. #define eni_in(r) readl(eni_dev->reg+(r)*4)
  124. #define eni_out(v,r) writel((v),eni_dev->reg+(r)*4)
  125. /*-------------------------------- utilities --------------------------------*/
  126. static void dump_mem(struct eni_dev *eni_dev)
  127. {
  128. int i;
  129. for (i = 0; i < eni_dev->free_len; i++)
  130. printk(KERN_DEBUG " %d: %p %d\n",i,
  131. eni_dev->free_list[i].start,
  132. 1 << eni_dev->free_list[i].order);
  133. }
  134. static void dump(struct atm_dev *dev)
  135. {
  136. struct eni_dev *eni_dev;
  137. int i;
  138. eni_dev = ENI_DEV(dev);
  139. printk(KERN_NOTICE "Free memory\n");
  140. dump_mem(eni_dev);
  141. printk(KERN_NOTICE "TX buffers\n");
  142. for (i = 0; i < NR_CHAN; i++)
  143. if (eni_dev->tx[i].send)
  144. printk(KERN_NOTICE " TX %d @ %p: %ld\n",i,
  145. eni_dev->tx[i].send,eni_dev->tx[i].words*4);
  146. printk(KERN_NOTICE "RX buffers\n");
  147. for (i = 0; i < 1024; i++)
  148. if (eni_dev->rx_map[i] && ENI_VCC(eni_dev->rx_map[i])->rx)
  149. printk(KERN_NOTICE " RX %d @ %p: %ld\n",i,
  150. ENI_VCC(eni_dev->rx_map[i])->recv,
  151. ENI_VCC(eni_dev->rx_map[i])->words*4);
  152. printk(KERN_NOTICE "----\n");
  153. }
  154. static void eni_put_free(struct eni_dev *eni_dev, void __iomem *start,
  155. unsigned long size)
  156. {
  157. struct eni_free *list;
  158. int len,order;
  159. DPRINTK("init 0x%lx+%ld(0x%lx)\n",start,size,size);
  160. start += eni_dev->base_diff;
  161. list = eni_dev->free_list;
  162. len = eni_dev->free_len;
  163. while (size) {
  164. if (len >= eni_dev->free_list_size) {
  165. printk(KERN_CRIT "eni_put_free overflow (%p,%ld)\n",
  166. start,size);
  167. break;
  168. }
  169. for (order = 0; !(((unsigned long)start | size) & (1 << order)); order++);
  170. if (MID_MIN_BUF_SIZE > (1 << order)) {
  171. printk(KERN_CRIT "eni_put_free: order %d too small\n",
  172. order);
  173. break;
  174. }
  175. list[len].start = (void __iomem *) start;
  176. list[len].order = order;
  177. len++;
  178. start += 1 << order;
  179. size -= 1 << order;
  180. }
  181. eni_dev->free_len = len;
  182. /*dump_mem(eni_dev);*/
  183. }
  184. static void __iomem *eni_alloc_mem(struct eni_dev *eni_dev, unsigned long *size)
  185. {
  186. struct eni_free *list;
  187. void __iomem *start;
  188. int len,i,order,best_order,index;
  189. list = eni_dev->free_list;
  190. len = eni_dev->free_len;
  191. if (*size < MID_MIN_BUF_SIZE) *size = MID_MIN_BUF_SIZE;
  192. if (*size > MID_MAX_BUF_SIZE) return NULL;
  193. for (order = 0; (1 << order) < *size; order++);
  194. DPRINTK("trying: %ld->%d\n",*size,order);
  195. best_order = 65; /* we don't have more than 2^64 of anything ... */
  196. index = 0; /* silence GCC */
  197. for (i = 0; i < len; i++)
  198. if (list[i].order == order) {
  199. best_order = order;
  200. index = i;
  201. break;
  202. }
  203. else if (best_order > list[i].order && list[i].order > order) {
  204. best_order = list[i].order;
  205. index = i;
  206. }
  207. if (best_order == 65) return NULL;
  208. start = list[index].start-eni_dev->base_diff;
  209. list[index] = list[--len];
  210. eni_dev->free_len = len;
  211. *size = 1 << order;
  212. eni_put_free(eni_dev,start+*size,(1 << best_order)-*size);
  213. DPRINTK("%ld bytes (order %d) at 0x%lx\n",*size,order,start);
  214. memset_io(start,0,*size); /* never leak data */
  215. /*dump_mem(eni_dev);*/
  216. return start;
  217. }
  218. static void eni_free_mem(struct eni_dev *eni_dev, void __iomem *start,
  219. unsigned long size)
  220. {
  221. struct eni_free *list;
  222. int len,i,order;
  223. start += eni_dev->base_diff;
  224. list = eni_dev->free_list;
  225. len = eni_dev->free_len;
  226. for (order = -1; size; order++) size >>= 1;
  227. DPRINTK("eni_free_mem: %p+0x%lx (order %d)\n",start,size,order);
  228. for (i = 0; i < len; i++)
  229. if (((unsigned long) list[i].start) == ((unsigned long)start^(1 << order)) &&
  230. list[i].order == order) {
  231. DPRINTK("match[%d]: 0x%lx/0x%lx(0x%x), %d/%d\n",i,
  232. list[i].start,start,1 << order,list[i].order,order);
  233. list[i] = list[--len];
  234. start = (void __iomem *) ((unsigned long) start & ~(unsigned long) (1 << order));
  235. order++;
  236. i = -1;
  237. continue;
  238. }
  239. if (len >= eni_dev->free_list_size) {
  240. printk(KERN_ALERT "eni_free_mem overflow (%p,%d)\n",start,
  241. order);
  242. return;
  243. }
  244. list[len].start = start;
  245. list[len].order = order;
  246. eni_dev->free_len = len+1;
  247. /*dump_mem(eni_dev);*/
  248. }
  249. /*----------------------------------- RX ------------------------------------*/
  250. #define ENI_VCC_NOS ((struct atm_vcc *) 1)
  251. static void rx_ident_err(struct atm_vcc *vcc)
  252. {
  253. struct atm_dev *dev;
  254. struct eni_dev *eni_dev;
  255. struct eni_vcc *eni_vcc;
  256. dev = vcc->dev;
  257. eni_dev = ENI_DEV(dev);
  258. /* immediately halt adapter */
  259. eni_out(eni_in(MID_MC_S) &
  260. ~(MID_DMA_ENABLE | MID_TX_ENABLE | MID_RX_ENABLE),MID_MC_S);
  261. /* dump useful information */
  262. eni_vcc = ENI_VCC(vcc);
  263. printk(KERN_ALERT DEV_LABEL "(itf %d): driver error - RX ident "
  264. "mismatch\n",dev->number);
  265. printk(KERN_ALERT " VCI %d, rxing %d, words %ld\n",vcc->vci,
  266. eni_vcc->rxing,eni_vcc->words);
  267. printk(KERN_ALERT " host descr 0x%lx, rx pos 0x%lx, descr value "
  268. "0x%x\n",eni_vcc->descr,eni_vcc->rx_pos,
  269. (unsigned) readl(eni_vcc->recv+eni_vcc->descr*4));
  270. printk(KERN_ALERT " last %p, servicing %d\n",eni_vcc->last,
  271. eni_vcc->servicing);
  272. EVENT("---dump ends here---\n",0,0);
  273. printk(KERN_NOTICE "---recent events---\n");
  274. event_dump();
  275. ENI_DEV(dev)->fast = NULL; /* really stop it */
  276. ENI_DEV(dev)->slow = NULL;
  277. skb_queue_head_init(&ENI_DEV(dev)->rx_queue);
  278. }
  279. static int do_rx_dma(struct atm_vcc *vcc,struct sk_buff *skb,
  280. unsigned long skip,unsigned long size,unsigned long eff)
  281. {
  282. struct eni_dev *eni_dev;
  283. struct eni_vcc *eni_vcc;
  284. u32 dma_rd,dma_wr;
  285. u32 dma[RX_DMA_BUF*2];
  286. dma_addr_t paddr;
  287. unsigned long here;
  288. int i,j;
  289. eni_dev = ENI_DEV(vcc->dev);
  290. eni_vcc = ENI_VCC(vcc);
  291. paddr = 0; /* GCC, shut up */
  292. if (skb) {
  293. paddr = pci_map_single(eni_dev->pci_dev,skb->data,skb->len,
  294. PCI_DMA_FROMDEVICE);
  295. ENI_PRV_PADDR(skb) = paddr;
  296. if (paddr & 3)
  297. printk(KERN_CRIT DEV_LABEL "(itf %d): VCI %d has "
  298. "mis-aligned RX data (0x%lx)\n",vcc->dev->number,
  299. vcc->vci,(unsigned long) paddr);
  300. ENI_PRV_SIZE(skb) = size+skip;
  301. /* PDU plus descriptor */
  302. ATM_SKB(skb)->vcc = vcc;
  303. }
  304. j = 0;
  305. if ((eff && skip) || 1) { /* @@@ actually, skip is always == 1 ... */
  306. here = (eni_vcc->descr+skip) & (eni_vcc->words-1);
  307. dma[j++] = (here << MID_DMA_COUNT_SHIFT) | (vcc->vci
  308. << MID_DMA_VCI_SHIFT) | MID_DT_JK;
  309. j++;
  310. }
  311. here = (eni_vcc->descr+size+skip) & (eni_vcc->words-1);
  312. if (!eff) size += skip;
  313. else {
  314. unsigned long words;
  315. if (!size) {
  316. DPRINTK("strange things happen ...\n");
  317. EVENT("strange things happen ... (skip=%ld,eff=%ld)\n",
  318. size,eff);
  319. }
  320. words = eff;
  321. if (paddr & 15) {
  322. unsigned long init;
  323. init = 4-((paddr & 15) >> 2);
  324. if (init > words) init = words;
  325. dma[j++] = MID_DT_WORD | (init << MID_DMA_COUNT_SHIFT) |
  326. (vcc->vci << MID_DMA_VCI_SHIFT);
  327. dma[j++] = paddr;
  328. paddr += init << 2;
  329. words -= init;
  330. }
  331. #ifdef CONFIG_ATM_ENI_BURST_RX_16W /* may work with some PCI chipsets ... */
  332. if (words & ~15) {
  333. dma[j++] = MID_DT_16W | ((words >> 4) <<
  334. MID_DMA_COUNT_SHIFT) | (vcc->vci <<
  335. MID_DMA_VCI_SHIFT);
  336. dma[j++] = paddr;
  337. paddr += (words & ~15) << 2;
  338. words &= 15;
  339. }
  340. #endif
  341. #ifdef CONFIG_ATM_ENI_BURST_RX_8W /* works only with *some* PCI chipsets ... */
  342. if (words & ~7) {
  343. dma[j++] = MID_DT_8W | ((words >> 3) <<
  344. MID_DMA_COUNT_SHIFT) | (vcc->vci <<
  345. MID_DMA_VCI_SHIFT);
  346. dma[j++] = paddr;
  347. paddr += (words & ~7) << 2;
  348. words &= 7;
  349. }
  350. #endif
  351. #ifdef CONFIG_ATM_ENI_BURST_RX_4W /* recommended */
  352. if (words & ~3) {
  353. dma[j++] = MID_DT_4W | ((words >> 2) <<
  354. MID_DMA_COUNT_SHIFT) | (vcc->vci <<
  355. MID_DMA_VCI_SHIFT);
  356. dma[j++] = paddr;
  357. paddr += (words & ~3) << 2;
  358. words &= 3;
  359. }
  360. #endif
  361. #ifdef CONFIG_ATM_ENI_BURST_RX_2W /* probably useless if RX_4W, RX_8W, ... */
  362. if (words & ~1) {
  363. dma[j++] = MID_DT_2W | ((words >> 1) <<
  364. MID_DMA_COUNT_SHIFT) | (vcc->vci <<
  365. MID_DMA_VCI_SHIFT);
  366. dma[j++] = paddr;
  367. paddr += (words & ~1) << 2;
  368. words &= 1;
  369. }
  370. #endif
  371. if (words) {
  372. dma[j++] = MID_DT_WORD | (words << MID_DMA_COUNT_SHIFT)
  373. | (vcc->vci << MID_DMA_VCI_SHIFT);
  374. dma[j++] = paddr;
  375. }
  376. }
  377. if (size != eff) {
  378. dma[j++] = (here << MID_DMA_COUNT_SHIFT) |
  379. (vcc->vci << MID_DMA_VCI_SHIFT) | MID_DT_JK;
  380. j++;
  381. }
  382. if (!j || j > 2*RX_DMA_BUF) {
  383. printk(KERN_CRIT DEV_LABEL "!j or j too big!!!\n");
  384. goto trouble;
  385. }
  386. dma[j-2] |= MID_DMA_END;
  387. j = j >> 1;
  388. dma_wr = eni_in(MID_DMA_WR_RX);
  389. dma_rd = eni_in(MID_DMA_RD_RX);
  390. /*
  391. * Can I move the dma_wr pointer by 2j+1 positions without overwriting
  392. * data that hasn't been read (position of dma_rd) yet ?
  393. */
  394. if (!NEPMOK(dma_wr,j+j+1,dma_rd,NR_DMA_RX)) { /* @@@ +1 is ugly */
  395. printk(KERN_WARNING DEV_LABEL "(itf %d): RX DMA full\n",
  396. vcc->dev->number);
  397. goto trouble;
  398. }
  399. for (i = 0; i < j; i++) {
  400. writel(dma[i*2],eni_dev->rx_dma+dma_wr*8);
  401. writel(dma[i*2+1],eni_dev->rx_dma+dma_wr*8+4);
  402. dma_wr = (dma_wr+1) & (NR_DMA_RX-1);
  403. }
  404. if (skb) {
  405. ENI_PRV_POS(skb) = eni_vcc->descr+size+1;
  406. skb_queue_tail(&eni_dev->rx_queue,skb);
  407. eni_vcc->last = skb;
  408. rx_enqueued++;
  409. }
  410. eni_vcc->descr = here;
  411. eni_out(dma_wr,MID_DMA_WR_RX);
  412. return 0;
  413. trouble:
  414. if (paddr)
  415. pci_unmap_single(eni_dev->pci_dev,paddr,skb->len,
  416. PCI_DMA_FROMDEVICE);
  417. if (skb) dev_kfree_skb_irq(skb);
  418. return -1;
  419. }
  420. static void discard(struct atm_vcc *vcc,unsigned long size)
  421. {
  422. struct eni_vcc *eni_vcc;
  423. eni_vcc = ENI_VCC(vcc);
  424. EVENT("discard (size=%ld)\n",size,0);
  425. while (do_rx_dma(vcc,NULL,1,size,0)) EVENT("BUSY LOOP",0,0);
  426. /* could do a full fallback, but that might be more expensive */
  427. if (eni_vcc->rxing) ENI_PRV_POS(eni_vcc->last) += size+1;
  428. else eni_vcc->rx_pos = (eni_vcc->rx_pos+size+1) & (eni_vcc->words-1);
  429. }
  430. /*
  431. * TODO: should check whether direct copies (without DMA setup, dequeuing on
  432. * interrupt, etc.) aren't much faster for AAL0
  433. */
  434. static int rx_aal0(struct atm_vcc *vcc)
  435. {
  436. struct eni_vcc *eni_vcc;
  437. unsigned long descr;
  438. unsigned long length;
  439. struct sk_buff *skb;
  440. DPRINTK(">rx_aal0\n");
  441. eni_vcc = ENI_VCC(vcc);
  442. descr = readl(eni_vcc->recv+eni_vcc->descr*4);
  443. if ((descr & MID_RED_IDEN) != (MID_RED_RX_ID << MID_RED_SHIFT)) {
  444. rx_ident_err(vcc);
  445. return 1;
  446. }
  447. if (descr & MID_RED_T) {
  448. DPRINTK(DEV_LABEL "(itf %d): trashing empty cell\n",
  449. vcc->dev->number);
  450. length = 0;
  451. atomic_inc(&vcc->stats->rx_err);
  452. }
  453. else {
  454. length = ATM_CELL_SIZE-1; /* no HEC */
  455. }
  456. skb = length ? atm_alloc_charge(vcc,length,GFP_ATOMIC) : NULL;
  457. if (!skb) {
  458. discard(vcc,length >> 2);
  459. return 0;
  460. }
  461. skb_put(skb,length);
  462. skb->stamp = eni_vcc->timestamp;
  463. DPRINTK("got len %ld\n",length);
  464. if (do_rx_dma(vcc,skb,1,length >> 2,length >> 2)) return 1;
  465. eni_vcc->rxing++;
  466. return 0;
  467. }
  468. static int rx_aal5(struct atm_vcc *vcc)
  469. {
  470. struct eni_vcc *eni_vcc;
  471. unsigned long descr;
  472. unsigned long size,eff,length;
  473. struct sk_buff *skb;
  474. EVENT("rx_aal5\n",0,0);
  475. DPRINTK(">rx_aal5\n");
  476. eni_vcc = ENI_VCC(vcc);
  477. descr = readl(eni_vcc->recv+eni_vcc->descr*4);
  478. if ((descr & MID_RED_IDEN) != (MID_RED_RX_ID << MID_RED_SHIFT)) {
  479. rx_ident_err(vcc);
  480. return 1;
  481. }
  482. if (descr & (MID_RED_T | MID_RED_CRC_ERR)) {
  483. if (descr & MID_RED_T) {
  484. EVENT("empty cell (descr=0x%lx)\n",descr,0);
  485. DPRINTK(DEV_LABEL "(itf %d): trashing empty cell\n",
  486. vcc->dev->number);
  487. size = 0;
  488. }
  489. else {
  490. static unsigned long silence = 0;
  491. if (time_after(jiffies, silence) || silence == 0) {
  492. printk(KERN_WARNING DEV_LABEL "(itf %d): "
  493. "discarding PDU(s) with CRC error\n",
  494. vcc->dev->number);
  495. silence = (jiffies+2*HZ)|1;
  496. }
  497. size = (descr & MID_RED_COUNT)*(ATM_CELL_PAYLOAD >> 2);
  498. EVENT("CRC error (descr=0x%lx,size=%ld)\n",descr,
  499. size);
  500. }
  501. eff = length = 0;
  502. atomic_inc(&vcc->stats->rx_err);
  503. }
  504. else {
  505. size = (descr & MID_RED_COUNT)*(ATM_CELL_PAYLOAD >> 2);
  506. DPRINTK("size=%ld\n",size);
  507. length = readl(eni_vcc->recv+(((eni_vcc->descr+size-1) &
  508. (eni_vcc->words-1)))*4) & 0xffff;
  509. /* -trailer(2)+header(1) */
  510. if (length && length <= (size << 2)-8 && length <=
  511. ATM_MAX_AAL5_PDU) eff = (length+3) >> 2;
  512. else { /* ^ trailer length (8) */
  513. EVENT("bad PDU (descr=0x08%lx,length=%ld)\n",descr,
  514. length);
  515. printk(KERN_ERR DEV_LABEL "(itf %d): bad AAL5 PDU "
  516. "(VCI=%d,length=%ld,size=%ld (descr 0x%lx))\n",
  517. vcc->dev->number,vcc->vci,length,size << 2,descr);
  518. length = eff = 0;
  519. atomic_inc(&vcc->stats->rx_err);
  520. }
  521. }
  522. skb = eff ? atm_alloc_charge(vcc,eff << 2,GFP_ATOMIC) : NULL;
  523. if (!skb) {
  524. discard(vcc,size);
  525. return 0;
  526. }
  527. skb_put(skb,length);
  528. DPRINTK("got len %ld\n",length);
  529. if (do_rx_dma(vcc,skb,1,size,eff)) return 1;
  530. eni_vcc->rxing++;
  531. return 0;
  532. }
  533. static inline int rx_vcc(struct atm_vcc *vcc)
  534. {
  535. void __iomem *vci_dsc;
  536. unsigned long tmp;
  537. struct eni_vcc *eni_vcc;
  538. eni_vcc = ENI_VCC(vcc);
  539. vci_dsc = ENI_DEV(vcc->dev)->vci+vcc->vci*16;
  540. EVENT("rx_vcc(1)\n",0,0);
  541. while (eni_vcc->descr != (tmp = (readl(vci_dsc+4) & MID_VCI_DESCR) >>
  542. MID_VCI_DESCR_SHIFT)) {
  543. EVENT("rx_vcc(2: host dsc=0x%lx, nic dsc=0x%lx)\n",
  544. eni_vcc->descr,tmp);
  545. DPRINTK("CB_DESCR %ld REG_DESCR %d\n",ENI_VCC(vcc)->descr,
  546. (((unsigned) readl(vci_dsc+4) & MID_VCI_DESCR) >>
  547. MID_VCI_DESCR_SHIFT));
  548. if (ENI_VCC(vcc)->rx(vcc)) return 1;
  549. }
  550. /* clear IN_SERVICE flag */
  551. writel(readl(vci_dsc) & ~MID_VCI_IN_SERVICE,vci_dsc);
  552. /*
  553. * If new data has arrived between evaluating the while condition and
  554. * clearing IN_SERVICE, we wouldn't be notified until additional data
  555. * follows. So we have to loop again to be sure.
  556. */
  557. EVENT("rx_vcc(3)\n",0,0);
  558. while (ENI_VCC(vcc)->descr != (tmp = (readl(vci_dsc+4) & MID_VCI_DESCR)
  559. >> MID_VCI_DESCR_SHIFT)) {
  560. EVENT("rx_vcc(4: host dsc=0x%lx, nic dsc=0x%lx)\n",
  561. eni_vcc->descr,tmp);
  562. DPRINTK("CB_DESCR %ld REG_DESCR %d\n",ENI_VCC(vcc)->descr,
  563. (((unsigned) readl(vci_dsc+4) & MID_VCI_DESCR) >>
  564. MID_VCI_DESCR_SHIFT));
  565. if (ENI_VCC(vcc)->rx(vcc)) return 1;
  566. }
  567. return 0;
  568. }
  569. static void poll_rx(struct atm_dev *dev)
  570. {
  571. struct eni_dev *eni_dev;
  572. struct atm_vcc *curr;
  573. eni_dev = ENI_DEV(dev);
  574. while ((curr = eni_dev->fast)) {
  575. EVENT("poll_rx.fast\n",0,0);
  576. if (rx_vcc(curr)) return;
  577. eni_dev->fast = ENI_VCC(curr)->next;
  578. ENI_VCC(curr)->next = ENI_VCC_NOS;
  579. barrier();
  580. ENI_VCC(curr)->servicing--;
  581. }
  582. while ((curr = eni_dev->slow)) {
  583. EVENT("poll_rx.slow\n",0,0);
  584. if (rx_vcc(curr)) return;
  585. eni_dev->slow = ENI_VCC(curr)->next;
  586. ENI_VCC(curr)->next = ENI_VCC_NOS;
  587. barrier();
  588. ENI_VCC(curr)->servicing--;
  589. }
  590. }
  591. static void get_service(struct atm_dev *dev)
  592. {
  593. struct eni_dev *eni_dev;
  594. struct atm_vcc *vcc;
  595. unsigned long vci;
  596. DPRINTK(">get_service\n");
  597. eni_dev = ENI_DEV(dev);
  598. while (eni_in(MID_SERV_WRITE) != eni_dev->serv_read) {
  599. vci = readl(eni_dev->service+eni_dev->serv_read*4);
  600. eni_dev->serv_read = (eni_dev->serv_read+1) & (NR_SERVICE-1);
  601. vcc = eni_dev->rx_map[vci & 1023];
  602. if (!vcc) {
  603. printk(KERN_CRIT DEV_LABEL "(itf %d): VCI %ld not "
  604. "found\n",dev->number,vci);
  605. continue; /* nasty but we try to go on anyway */
  606. /* @@@ nope, doesn't work */
  607. }
  608. EVENT("getting from service\n",0,0);
  609. if (ENI_VCC(vcc)->next != ENI_VCC_NOS) {
  610. EVENT("double service\n",0,0);
  611. DPRINTK("Grr, servicing VCC %ld twice\n",vci);
  612. continue;
  613. }
  614. do_gettimeofday(&ENI_VCC(vcc)->timestamp);
  615. ENI_VCC(vcc)->next = NULL;
  616. if (vcc->qos.rxtp.traffic_class == ATM_CBR) {
  617. if (eni_dev->fast)
  618. ENI_VCC(eni_dev->last_fast)->next = vcc;
  619. else eni_dev->fast = vcc;
  620. eni_dev->last_fast = vcc;
  621. }
  622. else {
  623. if (eni_dev->slow)
  624. ENI_VCC(eni_dev->last_slow)->next = vcc;
  625. else eni_dev->slow = vcc;
  626. eni_dev->last_slow = vcc;
  627. }
  628. putting++;
  629. ENI_VCC(vcc)->servicing++;
  630. }
  631. }
  632. static void dequeue_rx(struct atm_dev *dev)
  633. {
  634. struct eni_dev *eni_dev;
  635. struct eni_vcc *eni_vcc;
  636. struct atm_vcc *vcc;
  637. struct sk_buff *skb;
  638. void __iomem *vci_dsc;
  639. int first;
  640. eni_dev = ENI_DEV(dev);
  641. first = 1;
  642. while (1) {
  643. skb = skb_dequeue(&eni_dev->rx_queue);
  644. if (!skb) {
  645. if (first) {
  646. DPRINTK(DEV_LABEL "(itf %d): RX but not "
  647. "rxing\n",dev->number);
  648. EVENT("nothing to dequeue\n",0,0);
  649. }
  650. break;
  651. }
  652. EVENT("dequeued (size=%ld,pos=0x%lx)\n",ENI_PRV_SIZE(skb),
  653. ENI_PRV_POS(skb));
  654. rx_dequeued++;
  655. vcc = ATM_SKB(skb)->vcc;
  656. eni_vcc = ENI_VCC(vcc);
  657. first = 0;
  658. vci_dsc = eni_dev->vci+vcc->vci*16;
  659. if (!EEPMOK(eni_vcc->rx_pos,ENI_PRV_SIZE(skb),
  660. (readl(vci_dsc+4) & MID_VCI_READ) >> MID_VCI_READ_SHIFT,
  661. eni_vcc->words)) {
  662. EVENT("requeuing\n",0,0);
  663. skb_queue_head(&eni_dev->rx_queue,skb);
  664. break;
  665. }
  666. eni_vcc->rxing--;
  667. eni_vcc->rx_pos = ENI_PRV_POS(skb) & (eni_vcc->words-1);
  668. pci_unmap_single(eni_dev->pci_dev,ENI_PRV_PADDR(skb),skb->len,
  669. PCI_DMA_TODEVICE);
  670. if (!skb->len) dev_kfree_skb_irq(skb);
  671. else {
  672. EVENT("pushing (len=%ld)\n",skb->len,0);
  673. if (vcc->qos.aal == ATM_AAL0)
  674. *(unsigned long *) skb->data =
  675. ntohl(*(unsigned long *) skb->data);
  676. memset(skb->cb,0,sizeof(struct eni_skb_prv));
  677. vcc->push(vcc,skb);
  678. pushed++;
  679. }
  680. atomic_inc(&vcc->stats->rx);
  681. }
  682. wake_up(&eni_dev->rx_wait);
  683. }
  684. static int open_rx_first(struct atm_vcc *vcc)
  685. {
  686. struct eni_dev *eni_dev;
  687. struct eni_vcc *eni_vcc;
  688. unsigned long size;
  689. DPRINTK("open_rx_first\n");
  690. eni_dev = ENI_DEV(vcc->dev);
  691. eni_vcc = ENI_VCC(vcc);
  692. eni_vcc->rx = NULL;
  693. if (vcc->qos.rxtp.traffic_class == ATM_NONE) return 0;
  694. size = vcc->qos.rxtp.max_sdu*eni_dev->rx_mult/100;
  695. if (size > MID_MAX_BUF_SIZE && vcc->qos.rxtp.max_sdu <=
  696. MID_MAX_BUF_SIZE)
  697. size = MID_MAX_BUF_SIZE;
  698. eni_vcc->recv = eni_alloc_mem(eni_dev,&size);
  699. DPRINTK("rx at 0x%lx\n",eni_vcc->recv);
  700. eni_vcc->words = size >> 2;
  701. if (!eni_vcc->recv) return -ENOBUFS;
  702. eni_vcc->rx = vcc->qos.aal == ATM_AAL5 ? rx_aal5 : rx_aal0;
  703. eni_vcc->descr = 0;
  704. eni_vcc->rx_pos = 0;
  705. eni_vcc->rxing = 0;
  706. eni_vcc->servicing = 0;
  707. eni_vcc->next = ENI_VCC_NOS;
  708. return 0;
  709. }
  710. static int open_rx_second(struct atm_vcc *vcc)
  711. {
  712. void __iomem *here;
  713. struct eni_dev *eni_dev;
  714. struct eni_vcc *eni_vcc;
  715. unsigned long size;
  716. int order;
  717. DPRINTK("open_rx_second\n");
  718. eni_dev = ENI_DEV(vcc->dev);
  719. eni_vcc = ENI_VCC(vcc);
  720. if (!eni_vcc->rx) return 0;
  721. /* set up VCI descriptor */
  722. here = eni_dev->vci+vcc->vci*16;
  723. DPRINTK("loc 0x%x\n",(unsigned) (eni_vcc->recv-eni_dev->ram)/4);
  724. size = eni_vcc->words >> 8;
  725. for (order = -1; size; order++) size >>= 1;
  726. writel(0,here+4); /* descr, read = 0 */
  727. writel(0,here+8); /* write, state, count = 0 */
  728. if (eni_dev->rx_map[vcc->vci])
  729. printk(KERN_CRIT DEV_LABEL "(itf %d): BUG - VCI %d already "
  730. "in use\n",vcc->dev->number,vcc->vci);
  731. eni_dev->rx_map[vcc->vci] = vcc; /* now it counts */
  732. writel(((vcc->qos.aal != ATM_AAL5 ? MID_MODE_RAW : MID_MODE_AAL5) <<
  733. MID_VCI_MODE_SHIFT) | MID_VCI_PTI_MODE |
  734. (((eni_vcc->recv-eni_dev->ram) >> (MID_LOC_SKIP+2)) <<
  735. MID_VCI_LOCATION_SHIFT) | (order << MID_VCI_SIZE_SHIFT),here);
  736. return 0;
  737. }
  738. static void close_rx(struct atm_vcc *vcc)
  739. {
  740. DECLARE_WAITQUEUE(wait,current);
  741. void __iomem *here;
  742. struct eni_dev *eni_dev;
  743. struct eni_vcc *eni_vcc;
  744. eni_vcc = ENI_VCC(vcc);
  745. if (!eni_vcc->rx) return;
  746. eni_dev = ENI_DEV(vcc->dev);
  747. if (vcc->vpi != ATM_VPI_UNSPEC && vcc->vci != ATM_VCI_UNSPEC) {
  748. here = eni_dev->vci+vcc->vci*16;
  749. /* block receiver */
  750. writel((readl(here) & ~MID_VCI_MODE) | (MID_MODE_TRASH <<
  751. MID_VCI_MODE_SHIFT),here);
  752. /* wait for receiver to become idle */
  753. udelay(27);
  754. /* discard pending cell */
  755. writel(readl(here) & ~MID_VCI_IN_SERVICE,here);
  756. /* don't accept any new ones */
  757. eni_dev->rx_map[vcc->vci] = NULL;
  758. /* wait for RX queue to drain */
  759. DPRINTK("eni_close: waiting for RX ...\n");
  760. EVENT("RX closing\n",0,0);
  761. add_wait_queue(&eni_dev->rx_wait,&wait);
  762. set_current_state(TASK_UNINTERRUPTIBLE);
  763. barrier();
  764. for (;;) {
  765. /* transition service->rx: rxing++, servicing-- */
  766. if (!eni_vcc->servicing) {
  767. barrier();
  768. if (!eni_vcc->rxing) break;
  769. }
  770. EVENT("drain PDUs (rx %ld, serv %ld)\n",eni_vcc->rxing,
  771. eni_vcc->servicing);
  772. printk(KERN_INFO "%d+%d RX left\n",eni_vcc->servicing,
  773. eni_vcc->rxing);
  774. schedule();
  775. set_current_state(TASK_UNINTERRUPTIBLE);
  776. }
  777. for (;;) {
  778. int at_end;
  779. u32 tmp;
  780. tasklet_disable(&eni_dev->task);
  781. tmp = readl(eni_dev->vci+vcc->vci*16+4) & MID_VCI_READ;
  782. at_end = eni_vcc->rx_pos == tmp >> MID_VCI_READ_SHIFT;
  783. tasklet_enable(&eni_dev->task);
  784. if (at_end) break;
  785. EVENT("drain discard (host 0x%lx, nic 0x%lx)\n",
  786. eni_vcc->rx_pos,tmp);
  787. printk(KERN_INFO "draining RX: host 0x%lx, nic 0x%x\n",
  788. eni_vcc->rx_pos,tmp);
  789. schedule();
  790. set_current_state(TASK_UNINTERRUPTIBLE);
  791. }
  792. set_current_state(TASK_RUNNING);
  793. remove_wait_queue(&eni_dev->rx_wait,&wait);
  794. }
  795. eni_free_mem(eni_dev,eni_vcc->recv,eni_vcc->words << 2);
  796. eni_vcc->rx = NULL;
  797. }
  798. static int start_rx(struct atm_dev *dev)
  799. {
  800. struct eni_dev *eni_dev;
  801. eni_dev = ENI_DEV(dev);
  802. eni_dev->rx_map = (struct atm_vcc **) get_zeroed_page(GFP_KERNEL);
  803. if (!eni_dev->rx_map) {
  804. printk(KERN_ERR DEV_LABEL "(itf %d): couldn't get free page\n",
  805. dev->number);
  806. free_page((unsigned long) eni_dev->free_list);
  807. return -ENOMEM;
  808. }
  809. memset(eni_dev->rx_map,0,PAGE_SIZE);
  810. eni_dev->rx_mult = DEFAULT_RX_MULT;
  811. eni_dev->fast = eni_dev->last_fast = NULL;
  812. eni_dev->slow = eni_dev->last_slow = NULL;
  813. init_waitqueue_head(&eni_dev->rx_wait);
  814. skb_queue_head_init(&eni_dev->rx_queue);
  815. eni_dev->serv_read = eni_in(MID_SERV_WRITE);
  816. eni_out(0,MID_DMA_WR_RX);
  817. return 0;
  818. }
  819. /*----------------------------------- TX ------------------------------------*/
  820. enum enq_res { enq_ok,enq_next,enq_jam };
  821. static inline void put_dma(int chan,u32 *dma,int *j,dma_addr_t paddr,
  822. u32 size)
  823. {
  824. u32 init,words;
  825. DPRINTK("put_dma: 0x%lx+0x%x\n",(unsigned long) paddr,size);
  826. EVENT("put_dma: 0x%lx+0x%lx\n",(unsigned long) paddr,size);
  827. #if 0 /* don't complain anymore */
  828. if (paddr & 3)
  829. printk(KERN_ERR "put_dma: unaligned addr (0x%lx)\n",paddr);
  830. if (size & 3)
  831. printk(KERN_ERR "put_dma: unaligned size (0x%lx)\n",size);
  832. #endif
  833. if (paddr & 3) {
  834. init = 4-(paddr & 3);
  835. if (init > size || size < 7) init = size;
  836. DPRINTK("put_dma: %lx DMA: %d/%d bytes\n",
  837. (unsigned long) paddr,init,size);
  838. dma[(*j)++] = MID_DT_BYTE | (init << MID_DMA_COUNT_SHIFT) |
  839. (chan << MID_DMA_CHAN_SHIFT);
  840. dma[(*j)++] = paddr;
  841. paddr += init;
  842. size -= init;
  843. }
  844. words = size >> 2;
  845. size &= 3;
  846. if (words && (paddr & 31)) {
  847. init = 8-((paddr & 31) >> 2);
  848. if (init > words) init = words;
  849. DPRINTK("put_dma: %lx DMA: %d/%d words\n",
  850. (unsigned long) paddr,init,words);
  851. dma[(*j)++] = MID_DT_WORD | (init << MID_DMA_COUNT_SHIFT) |
  852. (chan << MID_DMA_CHAN_SHIFT);
  853. dma[(*j)++] = paddr;
  854. paddr += init << 2;
  855. words -= init;
  856. }
  857. #ifdef CONFIG_ATM_ENI_BURST_TX_16W /* may work with some PCI chipsets ... */
  858. if (words & ~15) {
  859. DPRINTK("put_dma: %lx DMA: %d*16/%d words\n",
  860. (unsigned long) paddr,words >> 4,words);
  861. dma[(*j)++] = MID_DT_16W | ((words >> 4) << MID_DMA_COUNT_SHIFT)
  862. | (chan << MID_DMA_CHAN_SHIFT);
  863. dma[(*j)++] = paddr;
  864. paddr += (words & ~15) << 2;
  865. words &= 15;
  866. }
  867. #endif
  868. #ifdef CONFIG_ATM_ENI_BURST_TX_8W /* recommended */
  869. if (words & ~7) {
  870. DPRINTK("put_dma: %lx DMA: %d*8/%d words\n",
  871. (unsigned long) paddr,words >> 3,words);
  872. dma[(*j)++] = MID_DT_8W | ((words >> 3) << MID_DMA_COUNT_SHIFT)
  873. | (chan << MID_DMA_CHAN_SHIFT);
  874. dma[(*j)++] = paddr;
  875. paddr += (words & ~7) << 2;
  876. words &= 7;
  877. }
  878. #endif
  879. #ifdef CONFIG_ATM_ENI_BURST_TX_4W /* probably useless if TX_8W or TX_16W */
  880. if (words & ~3) {
  881. DPRINTK("put_dma: %lx DMA: %d*4/%d words\n",
  882. (unsigned long) paddr,words >> 2,words);
  883. dma[(*j)++] = MID_DT_4W | ((words >> 2) << MID_DMA_COUNT_SHIFT)
  884. | (chan << MID_DMA_CHAN_SHIFT);
  885. dma[(*j)++] = paddr;
  886. paddr += (words & ~3) << 2;
  887. words &= 3;
  888. }
  889. #endif
  890. #ifdef CONFIG_ATM_ENI_BURST_TX_2W /* probably useless if TX_4W, TX_8W, ... */
  891. if (words & ~1) {
  892. DPRINTK("put_dma: %lx DMA: %d*2/%d words\n",
  893. (unsigned long) paddr,words >> 1,words);
  894. dma[(*j)++] = MID_DT_2W | ((words >> 1) << MID_DMA_COUNT_SHIFT)
  895. | (chan << MID_DMA_CHAN_SHIFT);
  896. dma[(*j)++] = paddr;
  897. paddr += (words & ~1) << 2;
  898. words &= 1;
  899. }
  900. #endif
  901. if (words) {
  902. DPRINTK("put_dma: %lx DMA: %d words\n",(unsigned long) paddr,
  903. words);
  904. dma[(*j)++] = MID_DT_WORD | (words << MID_DMA_COUNT_SHIFT) |
  905. (chan << MID_DMA_CHAN_SHIFT);
  906. dma[(*j)++] = paddr;
  907. paddr += words << 2;
  908. }
  909. if (size) {
  910. DPRINTK("put_dma: %lx DMA: %d bytes\n",(unsigned long) paddr,
  911. size);
  912. dma[(*j)++] = MID_DT_BYTE | (size << MID_DMA_COUNT_SHIFT) |
  913. (chan << MID_DMA_CHAN_SHIFT);
  914. dma[(*j)++] = paddr;
  915. }
  916. }
  917. static enum enq_res do_tx(struct sk_buff *skb)
  918. {
  919. struct atm_vcc *vcc;
  920. struct eni_dev *eni_dev;
  921. struct eni_vcc *eni_vcc;
  922. struct eni_tx *tx;
  923. dma_addr_t paddr;
  924. u32 dma_rd,dma_wr;
  925. u32 size; /* in words */
  926. int aal5,dma_size,i,j;
  927. DPRINTK(">do_tx\n");
  928. NULLCHECK(skb);
  929. EVENT("do_tx: skb=0x%lx, %ld bytes\n",(unsigned long) skb,skb->len);
  930. vcc = ATM_SKB(skb)->vcc;
  931. NULLCHECK(vcc);
  932. eni_dev = ENI_DEV(vcc->dev);
  933. NULLCHECK(eni_dev);
  934. eni_vcc = ENI_VCC(vcc);
  935. tx = eni_vcc->tx;
  936. NULLCHECK(tx);
  937. #if 0 /* Enable this for testing with the "align" program */
  938. {
  939. unsigned int hack = *((char *) skb->data)-'0';
  940. if (hack < 8) {
  941. skb->data += hack;
  942. skb->len -= hack;
  943. }
  944. }
  945. #endif
  946. #if 0 /* should work now */
  947. if ((unsigned long) skb->data & 3)
  948. printk(KERN_ERR DEV_LABEL "(itf %d): VCI %d has mis-aligned "
  949. "TX data\n",vcc->dev->number,vcc->vci);
  950. #endif
  951. /*
  952. * Potential future IP speedup: make hard_header big enough to put
  953. * segmentation descriptor directly into PDU. Saves: 4 slave writes,
  954. * 1 DMA xfer & 2 DMA'ed bytes (protocol layering is for wimps :-)
  955. */
  956. aal5 = vcc->qos.aal == ATM_AAL5;
  957. /* check space in buffer */
  958. if (!aal5)
  959. size = (ATM_CELL_PAYLOAD >> 2)+TX_DESCR_SIZE;
  960. /* cell without HEC plus segmentation header (includes
  961. four-byte cell header) */
  962. else {
  963. size = skb->len+4*AAL5_TRAILER+ATM_CELL_PAYLOAD-1;
  964. /* add AAL5 trailer */
  965. size = ((size-(size % ATM_CELL_PAYLOAD)) >> 2)+TX_DESCR_SIZE;
  966. /* add segmentation header */
  967. }
  968. /*
  969. * Can I move tx_pos by size bytes without getting closer than TX_GAP
  970. * to the read pointer ? TX_GAP means to leave some space for what
  971. * the manual calls "too close".
  972. */
  973. if (!NEPMOK(tx->tx_pos,size+TX_GAP,
  974. eni_in(MID_TX_RDPTR(tx->index)),tx->words)) {
  975. DPRINTK(DEV_LABEL "(itf %d): TX full (size %d)\n",
  976. vcc->dev->number,size);
  977. return enq_next;
  978. }
  979. /* check DMA */
  980. dma_wr = eni_in(MID_DMA_WR_TX);
  981. dma_rd = eni_in(MID_DMA_RD_TX);
  982. dma_size = 3; /* JK for descriptor and final fill, plus final size
  983. mis-alignment fix */
  984. DPRINTK("iovcnt = %d\n",skb_shinfo(skb)->nr_frags);
  985. if (!skb_shinfo(skb)->nr_frags) dma_size += 5;
  986. else dma_size += 5*(skb_shinfo(skb)->nr_frags+1);
  987. if (dma_size > TX_DMA_BUF) {
  988. printk(KERN_CRIT DEV_LABEL "(itf %d): needs %d DMA entries "
  989. "(got only %d)\n",vcc->dev->number,dma_size,TX_DMA_BUF);
  990. }
  991. DPRINTK("dma_wr is %d, tx_pos is %ld\n",dma_wr,tx->tx_pos);
  992. if (dma_wr != dma_rd && ((dma_rd+NR_DMA_TX-dma_wr) & (NR_DMA_TX-1)) <
  993. dma_size) {
  994. printk(KERN_WARNING DEV_LABEL "(itf %d): TX DMA full\n",
  995. vcc->dev->number);
  996. return enq_jam;
  997. }
  998. paddr = pci_map_single(eni_dev->pci_dev,skb->data,skb->len,
  999. PCI_DMA_TODEVICE);
  1000. ENI_PRV_PADDR(skb) = paddr;
  1001. /* prepare DMA queue entries */
  1002. j = 0;
  1003. eni_dev->dma[j++] = (((tx->tx_pos+TX_DESCR_SIZE) & (tx->words-1)) <<
  1004. MID_DMA_COUNT_SHIFT) | (tx->index << MID_DMA_CHAN_SHIFT) |
  1005. MID_DT_JK;
  1006. j++;
  1007. if (!skb_shinfo(skb)->nr_frags)
  1008. if (aal5) put_dma(tx->index,eni_dev->dma,&j,paddr,skb->len);
  1009. else put_dma(tx->index,eni_dev->dma,&j,paddr+4,skb->len-4);
  1010. else {
  1011. DPRINTK("doing direct send\n"); /* @@@ well, this doesn't work anyway */
  1012. for (i = -1; i < skb_shinfo(skb)->nr_frags; i++)
  1013. if (i == -1)
  1014. put_dma(tx->index,eni_dev->dma,&j,(unsigned long)
  1015. skb->data,
  1016. skb->len - skb->data_len);
  1017. else
  1018. put_dma(tx->index,eni_dev->dma,&j,(unsigned long)
  1019. skb_shinfo(skb)->frags[i].page + skb_shinfo(skb)->frags[i].page_offset,
  1020. skb_shinfo(skb)->frags[i].size);
  1021. }
  1022. if (skb->len & 3)
  1023. put_dma(tx->index,eni_dev->dma,&j,zeroes,4-(skb->len & 3));
  1024. /* JK for AAL5 trailer - AAL0 doesn't need it, but who cares ... */
  1025. eni_dev->dma[j++] = (((tx->tx_pos+size) & (tx->words-1)) <<
  1026. MID_DMA_COUNT_SHIFT) | (tx->index << MID_DMA_CHAN_SHIFT) |
  1027. MID_DMA_END | MID_DT_JK;
  1028. j++;
  1029. DPRINTK("DMA at end: %d\n",j);
  1030. /* store frame */
  1031. writel((MID_SEG_TX_ID << MID_SEG_ID_SHIFT) |
  1032. (aal5 ? MID_SEG_AAL5 : 0) | (tx->prescaler << MID_SEG_PR_SHIFT) |
  1033. (tx->resolution << MID_SEG_RATE_SHIFT) |
  1034. (size/(ATM_CELL_PAYLOAD/4)),tx->send+tx->tx_pos*4);
  1035. /*printk("dsc = 0x%08lx\n",(unsigned long) readl(tx->send+tx->tx_pos*4));*/
  1036. writel((vcc->vci << MID_SEG_VCI_SHIFT) |
  1037. (aal5 ? 0 : (skb->data[3] & 0xf)) |
  1038. (ATM_SKB(skb)->atm_options & ATM_ATMOPT_CLP ? MID_SEG_CLP : 0),
  1039. tx->send+((tx->tx_pos+1) & (tx->words-1))*4);
  1040. DPRINTK("size: %d, len:%d\n",size,skb->len);
  1041. if (aal5)
  1042. writel(skb->len,tx->send+
  1043. ((tx->tx_pos+size-AAL5_TRAILER) & (tx->words-1))*4);
  1044. j = j >> 1;
  1045. for (i = 0; i < j; i++) {
  1046. writel(eni_dev->dma[i*2],eni_dev->tx_dma+dma_wr*8);
  1047. writel(eni_dev->dma[i*2+1],eni_dev->tx_dma+dma_wr*8+4);
  1048. dma_wr = (dma_wr+1) & (NR_DMA_TX-1);
  1049. }
  1050. ENI_PRV_POS(skb) = tx->tx_pos;
  1051. ENI_PRV_SIZE(skb) = size;
  1052. ENI_VCC(vcc)->txing += size;
  1053. tx->tx_pos = (tx->tx_pos+size) & (tx->words-1);
  1054. DPRINTK("dma_wr set to %d, tx_pos is now %ld\n",dma_wr,tx->tx_pos);
  1055. eni_out(dma_wr,MID_DMA_WR_TX);
  1056. skb_queue_tail(&eni_dev->tx_queue,skb);
  1057. queued++;
  1058. return enq_ok;
  1059. }
  1060. static void poll_tx(struct atm_dev *dev)
  1061. {
  1062. struct eni_tx *tx;
  1063. struct sk_buff *skb;
  1064. enum enq_res res;
  1065. int i;
  1066. DPRINTK(">poll_tx\n");
  1067. for (i = NR_CHAN-1; i >= 0; i--) {
  1068. tx = &ENI_DEV(dev)->tx[i];
  1069. if (tx->send)
  1070. while ((skb = skb_dequeue(&tx->backlog))) {
  1071. res = do_tx(skb);
  1072. if (res == enq_ok) continue;
  1073. DPRINTK("re-queuing TX PDU\n");
  1074. skb_queue_head(&tx->backlog,skb);
  1075. requeued++;
  1076. if (res == enq_jam) return;
  1077. break;
  1078. }
  1079. }
  1080. }
  1081. static void dequeue_tx(struct atm_dev *dev)
  1082. {
  1083. struct eni_dev *eni_dev;
  1084. struct atm_vcc *vcc;
  1085. struct sk_buff *skb;
  1086. struct eni_tx *tx;
  1087. NULLCHECK(dev);
  1088. eni_dev = ENI_DEV(dev);
  1089. NULLCHECK(eni_dev);
  1090. while ((skb = skb_dequeue(&eni_dev->tx_queue))) {
  1091. vcc = ATM_SKB(skb)->vcc;
  1092. NULLCHECK(vcc);
  1093. tx = ENI_VCC(vcc)->tx;
  1094. NULLCHECK(ENI_VCC(vcc)->tx);
  1095. DPRINTK("dequeue_tx: next 0x%lx curr 0x%x\n",ENI_PRV_POS(skb),
  1096. (unsigned) eni_in(MID_TX_DESCRSTART(tx->index)));
  1097. if (ENI_VCC(vcc)->txing < tx->words && ENI_PRV_POS(skb) ==
  1098. eni_in(MID_TX_DESCRSTART(tx->index))) {
  1099. skb_queue_head(&eni_dev->tx_queue,skb);
  1100. break;
  1101. }
  1102. ENI_VCC(vcc)->txing -= ENI_PRV_SIZE(skb);
  1103. pci_unmap_single(eni_dev->pci_dev,ENI_PRV_PADDR(skb),skb->len,
  1104. PCI_DMA_TODEVICE);
  1105. if (vcc->pop) vcc->pop(vcc,skb);
  1106. else dev_kfree_skb_irq(skb);
  1107. atomic_inc(&vcc->stats->tx);
  1108. wake_up(&eni_dev->tx_wait);
  1109. dma_complete++;
  1110. }
  1111. }
  1112. static struct eni_tx *alloc_tx(struct eni_dev *eni_dev,int ubr)
  1113. {
  1114. int i;
  1115. for (i = !ubr; i < NR_CHAN; i++)
  1116. if (!eni_dev->tx[i].send) return eni_dev->tx+i;
  1117. return NULL;
  1118. }
  1119. static int comp_tx(struct eni_dev *eni_dev,int *pcr,int reserved,int *pre,
  1120. int *res,int unlimited)
  1121. {
  1122. static const int pre_div[] = { 4,16,128,2048 };
  1123. /* 2^(((x+2)^2-(x+2))/2+1) */
  1124. if (unlimited) *pre = *res = 0;
  1125. else {
  1126. if (*pcr > 0) {
  1127. int div;
  1128. for (*pre = 0; *pre < 3; (*pre)++)
  1129. if (TS_CLOCK/pre_div[*pre]/64 <= *pcr) break;
  1130. div = pre_div[*pre]**pcr;
  1131. DPRINTK("min div %d\n",div);
  1132. *res = TS_CLOCK/div-1;
  1133. }
  1134. else {
  1135. int div;
  1136. if (!*pcr) *pcr = eni_dev->tx_bw+reserved;
  1137. for (*pre = 3; *pre >= 0; (*pre)--)
  1138. if (TS_CLOCK/pre_div[*pre]/64 > -*pcr) break;
  1139. if (*pre < 3) (*pre)++; /* else fail later */
  1140. div = pre_div[*pre]*-*pcr;
  1141. DPRINTK("max div %d\n",div);
  1142. *res = (TS_CLOCK+div-1)/div-1;
  1143. }
  1144. if (*res < 0) *res = 0;
  1145. if (*res > MID_SEG_MAX_RATE) *res = MID_SEG_MAX_RATE;
  1146. }
  1147. *pcr = TS_CLOCK/pre_div[*pre]/(*res+1);
  1148. DPRINTK("out pcr: %d (%d:%d)\n",*pcr,*pre,*res);
  1149. return 0;
  1150. }
  1151. static int reserve_or_set_tx(struct atm_vcc *vcc,struct atm_trafprm *txtp,
  1152. int set_rsv,int set_shp)
  1153. {
  1154. struct eni_dev *eni_dev = ENI_DEV(vcc->dev);
  1155. struct eni_vcc *eni_vcc = ENI_VCC(vcc);
  1156. struct eni_tx *tx;
  1157. unsigned long size;
  1158. void __iomem *mem;
  1159. int rate,ubr,unlimited,new_tx;
  1160. int pre,res,order;
  1161. int error;
  1162. rate = atm_pcr_goal(txtp);
  1163. ubr = txtp->traffic_class == ATM_UBR;
  1164. unlimited = ubr && (!rate || rate <= -ATM_OC3_PCR ||
  1165. rate >= ATM_OC3_PCR);
  1166. if (!unlimited) {
  1167. size = txtp->max_sdu*eni_dev->tx_mult/100;
  1168. if (size > MID_MAX_BUF_SIZE && txtp->max_sdu <=
  1169. MID_MAX_BUF_SIZE)
  1170. size = MID_MAX_BUF_SIZE;
  1171. }
  1172. else {
  1173. if (eni_dev->ubr) {
  1174. eni_vcc->tx = eni_dev->ubr;
  1175. txtp->pcr = ATM_OC3_PCR;
  1176. return 0;
  1177. }
  1178. size = UBR_BUFFER;
  1179. }
  1180. new_tx = !eni_vcc->tx;
  1181. mem = NULL; /* for gcc */
  1182. if (!new_tx) tx = eni_vcc->tx;
  1183. else {
  1184. mem = eni_alloc_mem(eni_dev,&size);
  1185. if (!mem) return -ENOBUFS;
  1186. tx = alloc_tx(eni_dev,unlimited);
  1187. if (!tx) {
  1188. eni_free_mem(eni_dev,mem,size);
  1189. return -EBUSY;
  1190. }
  1191. DPRINTK("got chan %d\n",tx->index);
  1192. tx->reserved = tx->shaping = 0;
  1193. tx->send = mem;
  1194. tx->words = size >> 2;
  1195. skb_queue_head_init(&tx->backlog);
  1196. for (order = 0; size > (1 << (order+10)); order++);
  1197. eni_out((order << MID_SIZE_SHIFT) |
  1198. ((tx->send-eni_dev->ram) >> (MID_LOC_SKIP+2)),
  1199. MID_TX_PLACE(tx->index));
  1200. tx->tx_pos = eni_in(MID_TX_DESCRSTART(tx->index)) &
  1201. MID_DESCR_START;
  1202. }
  1203. error = comp_tx(eni_dev,&rate,tx->reserved,&pre,&res,unlimited);
  1204. if (!error && txtp->min_pcr > rate) error = -EINVAL;
  1205. if (!error && txtp->max_pcr && txtp->max_pcr != ATM_MAX_PCR &&
  1206. txtp->max_pcr < rate) error = -EINVAL;
  1207. if (!error && !ubr && rate > eni_dev->tx_bw+tx->reserved)
  1208. error = -EINVAL;
  1209. if (!error && set_rsv && !set_shp && rate < tx->shaping)
  1210. error = -EINVAL;
  1211. if (!error && !set_rsv && rate > tx->reserved && !ubr)
  1212. error = -EINVAL;
  1213. if (error) {
  1214. if (new_tx) {
  1215. tx->send = NULL;
  1216. eni_free_mem(eni_dev,mem,size);
  1217. }
  1218. return error;
  1219. }
  1220. txtp->pcr = rate;
  1221. if (set_rsv && !ubr) {
  1222. eni_dev->tx_bw += tx->reserved;
  1223. tx->reserved = rate;
  1224. eni_dev->tx_bw -= rate;
  1225. }
  1226. if (set_shp || (unlimited && new_tx)) {
  1227. if (unlimited && new_tx) eni_dev->ubr = tx;
  1228. tx->prescaler = pre;
  1229. tx->resolution = res;
  1230. tx->shaping = rate;
  1231. }
  1232. if (set_shp) eni_vcc->tx = tx;
  1233. DPRINTK("rsv %d shp %d\n",tx->reserved,tx->shaping);
  1234. return 0;
  1235. }
  1236. static int open_tx_first(struct atm_vcc *vcc)
  1237. {
  1238. ENI_VCC(vcc)->tx = NULL;
  1239. if (vcc->qos.txtp.traffic_class == ATM_NONE) return 0;
  1240. ENI_VCC(vcc)->txing = 0;
  1241. return reserve_or_set_tx(vcc,&vcc->qos.txtp,1,1);
  1242. }
  1243. static int open_tx_second(struct atm_vcc *vcc)
  1244. {
  1245. return 0; /* nothing to do */
  1246. }
  1247. static void close_tx(struct atm_vcc *vcc)
  1248. {
  1249. DECLARE_WAITQUEUE(wait,current);
  1250. struct eni_dev *eni_dev;
  1251. struct eni_vcc *eni_vcc;
  1252. eni_vcc = ENI_VCC(vcc);
  1253. if (!eni_vcc->tx) return;
  1254. eni_dev = ENI_DEV(vcc->dev);
  1255. /* wait for TX queue to drain */
  1256. DPRINTK("eni_close: waiting for TX ...\n");
  1257. add_wait_queue(&eni_dev->tx_wait,&wait);
  1258. set_current_state(TASK_UNINTERRUPTIBLE);
  1259. for (;;) {
  1260. int txing;
  1261. tasklet_disable(&eni_dev->task);
  1262. txing = skb_peek(&eni_vcc->tx->backlog) || eni_vcc->txing;
  1263. tasklet_enable(&eni_dev->task);
  1264. if (!txing) break;
  1265. DPRINTK("%d TX left\n",eni_vcc->txing);
  1266. schedule();
  1267. set_current_state(TASK_UNINTERRUPTIBLE);
  1268. }
  1269. set_current_state(TASK_RUNNING);
  1270. remove_wait_queue(&eni_dev->tx_wait,&wait);
  1271. if (eni_vcc->tx != eni_dev->ubr) {
  1272. /*
  1273. * Looping a few times in here is probably far cheaper than
  1274. * keeping track of TX completions all the time, so let's poll
  1275. * a bit ...
  1276. */
  1277. while (eni_in(MID_TX_RDPTR(eni_vcc->tx->index)) !=
  1278. eni_in(MID_TX_DESCRSTART(eni_vcc->tx->index)))
  1279. schedule();
  1280. eni_free_mem(eni_dev,eni_vcc->tx->send,eni_vcc->tx->words << 2);
  1281. eni_vcc->tx->send = NULL;
  1282. eni_dev->tx_bw += eni_vcc->tx->reserved;
  1283. }
  1284. eni_vcc->tx = NULL;
  1285. }
  1286. static int start_tx(struct atm_dev *dev)
  1287. {
  1288. struct eni_dev *eni_dev;
  1289. int i;
  1290. eni_dev = ENI_DEV(dev);
  1291. eni_dev->lost = 0;
  1292. eni_dev->tx_bw = ATM_OC3_PCR;
  1293. eni_dev->tx_mult = DEFAULT_TX_MULT;
  1294. init_waitqueue_head(&eni_dev->tx_wait);
  1295. eni_dev->ubr = NULL;
  1296. skb_queue_head_init(&eni_dev->tx_queue);
  1297. eni_out(0,MID_DMA_WR_TX);
  1298. for (i = 0; i < NR_CHAN; i++) {
  1299. eni_dev->tx[i].send = NULL;
  1300. eni_dev->tx[i].index = i;
  1301. }
  1302. return 0;
  1303. }
  1304. /*--------------------------------- common ----------------------------------*/
  1305. #if 0 /* may become useful again when tuning things */
  1306. static void foo(void)
  1307. {
  1308. printk(KERN_INFO
  1309. "tx_complete=%d,dma_complete=%d,queued=%d,requeued=%d,sub=%d,\n"
  1310. "backlogged=%d,rx_enqueued=%d,rx_dequeued=%d,putting=%d,pushed=%d\n",
  1311. tx_complete,dma_complete,queued,requeued,submitted,backlogged,
  1312. rx_enqueued,rx_dequeued,putting,pushed);
  1313. if (eni_boards) printk(KERN_INFO "loss: %ld\n",ENI_DEV(eni_boards)->lost);
  1314. }
  1315. #endif
  1316. static void bug_int(struct atm_dev *dev,unsigned long reason)
  1317. {
  1318. struct eni_dev *eni_dev;
  1319. DPRINTK(">bug_int\n");
  1320. eni_dev = ENI_DEV(dev);
  1321. if (reason & MID_DMA_ERR_ACK)
  1322. printk(KERN_CRIT DEV_LABEL "(itf %d): driver error - DMA "
  1323. "error\n",dev->number);
  1324. if (reason & MID_TX_IDENT_MISM)
  1325. printk(KERN_CRIT DEV_LABEL "(itf %d): driver error - ident "
  1326. "mismatch\n",dev->number);
  1327. if (reason & MID_TX_DMA_OVFL)
  1328. printk(KERN_CRIT DEV_LABEL "(itf %d): driver error - DMA "
  1329. "overflow\n",dev->number);
  1330. EVENT("---dump ends here---\n",0,0);
  1331. printk(KERN_NOTICE "---recent events---\n");
  1332. event_dump();
  1333. }
  1334. static irqreturn_t eni_int(int irq,void *dev_id,struct pt_regs *regs)
  1335. {
  1336. struct atm_dev *dev;
  1337. struct eni_dev *eni_dev;
  1338. u32 reason;
  1339. DPRINTK(">eni_int\n");
  1340. dev = dev_id;
  1341. eni_dev = ENI_DEV(dev);
  1342. reason = eni_in(MID_ISA);
  1343. DPRINTK(DEV_LABEL ": int 0x%lx\n",(unsigned long) reason);
  1344. /*
  1345. * Must handle these two right now, because reading ISA doesn't clear
  1346. * them, so they re-occur and we never make it to the tasklet. Since
  1347. * they're rare, we don't mind the occasional invocation of eni_tasklet
  1348. * with eni_dev->events == 0.
  1349. */
  1350. if (reason & MID_STAT_OVFL) {
  1351. EVENT("stat overflow\n",0,0);
  1352. eni_dev->lost += eni_in(MID_STAT) & MID_OVFL_TRASH;
  1353. }
  1354. if (reason & MID_SUNI_INT) {
  1355. EVENT("SUNI int\n",0,0);
  1356. dev->phy->interrupt(dev);
  1357. #if 0
  1358. foo();
  1359. #endif
  1360. }
  1361. spin_lock(&eni_dev->lock);
  1362. eni_dev->events |= reason;
  1363. spin_unlock(&eni_dev->lock);
  1364. tasklet_schedule(&eni_dev->task);
  1365. return IRQ_HANDLED;
  1366. }
  1367. static void eni_tasklet(unsigned long data)
  1368. {
  1369. struct atm_dev *dev = (struct atm_dev *) data;
  1370. struct eni_dev *eni_dev = ENI_DEV(dev);
  1371. unsigned long flags;
  1372. u32 events;
  1373. DPRINTK("eni_tasklet (dev %p)\n",dev);
  1374. spin_lock_irqsave(&eni_dev->lock,flags);
  1375. events = xchg(&eni_dev->events,0);
  1376. spin_unlock_irqrestore(&eni_dev->lock,flags);
  1377. if (events & MID_RX_DMA_COMPLETE) {
  1378. EVENT("INT: RX DMA complete, starting dequeue_rx\n",0,0);
  1379. dequeue_rx(dev);
  1380. EVENT("dequeue_rx done, starting poll_rx\n",0,0);
  1381. poll_rx(dev);
  1382. EVENT("poll_rx done\n",0,0);
  1383. /* poll_tx ? */
  1384. }
  1385. if (events & MID_SERVICE) {
  1386. EVENT("INT: service, starting get_service\n",0,0);
  1387. get_service(dev);
  1388. EVENT("get_service done, starting poll_rx\n",0,0);
  1389. poll_rx(dev);
  1390. EVENT("poll_rx done\n",0,0);
  1391. }
  1392. if (events & MID_TX_DMA_COMPLETE) {
  1393. EVENT("INT: TX DMA COMPLETE\n",0,0);
  1394. dequeue_tx(dev);
  1395. }
  1396. if (events & MID_TX_COMPLETE) {
  1397. EVENT("INT: TX COMPLETE\n",0,0);
  1398. tx_complete++;
  1399. wake_up(&eni_dev->tx_wait);
  1400. /* poll_rx ? */
  1401. }
  1402. if (events & (MID_DMA_ERR_ACK | MID_TX_IDENT_MISM | MID_TX_DMA_OVFL)) {
  1403. EVENT("bug interrupt\n",0,0);
  1404. bug_int(dev,events);
  1405. }
  1406. poll_tx(dev);
  1407. }
  1408. /*--------------------------------- entries ---------------------------------*/
  1409. static const char *media_name[] __devinitdata = {
  1410. "MMF", "SMF", "MMF", "03?", /* 0- 3 */
  1411. "UTP", "05?", "06?", "07?", /* 4- 7 */
  1412. "TAXI","09?", "10?", "11?", /* 8-11 */
  1413. "12?", "13?", "14?", "15?", /* 12-15 */
  1414. "MMF", "SMF", "18?", "19?", /* 16-19 */
  1415. "UTP", "21?", "22?", "23?", /* 20-23 */
  1416. "24?", "25?", "26?", "27?", /* 24-27 */
  1417. "28?", "29?", "30?", "31?" /* 28-31 */
  1418. };
  1419. #define SET_SEPROM \
  1420. ({ if (!error && !pci_error) { \
  1421. pci_error = pci_write_config_byte(eni_dev->pci_dev,PCI_TONGA_CTRL,tonga); \
  1422. udelay(10); /* 10 usecs */ \
  1423. } })
  1424. #define GET_SEPROM \
  1425. ({ if (!error && !pci_error) { \
  1426. pci_error = pci_read_config_byte(eni_dev->pci_dev,PCI_TONGA_CTRL,&tonga); \
  1427. udelay(10); /* 10 usecs */ \
  1428. } })
  1429. static int __devinit get_esi_asic(struct atm_dev *dev)
  1430. {
  1431. struct eni_dev *eni_dev;
  1432. unsigned char tonga;
  1433. int error,failed,pci_error;
  1434. int address,i,j;
  1435. eni_dev = ENI_DEV(dev);
  1436. error = pci_error = 0;
  1437. tonga = SEPROM_MAGIC | SEPROM_DATA | SEPROM_CLK;
  1438. SET_SEPROM;
  1439. for (i = 0; i < ESI_LEN && !error && !pci_error; i++) {
  1440. /* start operation */
  1441. tonga |= SEPROM_DATA;
  1442. SET_SEPROM;
  1443. tonga |= SEPROM_CLK;
  1444. SET_SEPROM;
  1445. tonga &= ~SEPROM_DATA;
  1446. SET_SEPROM;
  1447. tonga &= ~SEPROM_CLK;
  1448. SET_SEPROM;
  1449. /* send address */
  1450. address = ((i+SEPROM_ESI_BASE) << 1)+1;
  1451. for (j = 7; j >= 0; j--) {
  1452. tonga = (address >> j) & 1 ? tonga | SEPROM_DATA :
  1453. tonga & ~SEPROM_DATA;
  1454. SET_SEPROM;
  1455. tonga |= SEPROM_CLK;
  1456. SET_SEPROM;
  1457. tonga &= ~SEPROM_CLK;
  1458. SET_SEPROM;
  1459. }
  1460. /* get ack */
  1461. tonga |= SEPROM_DATA;
  1462. SET_SEPROM;
  1463. tonga |= SEPROM_CLK;
  1464. SET_SEPROM;
  1465. GET_SEPROM;
  1466. failed = tonga & SEPROM_DATA;
  1467. tonga &= ~SEPROM_CLK;
  1468. SET_SEPROM;
  1469. tonga |= SEPROM_DATA;
  1470. SET_SEPROM;
  1471. if (failed) error = -EIO;
  1472. else {
  1473. dev->esi[i] = 0;
  1474. for (j = 7; j >= 0; j--) {
  1475. dev->esi[i] <<= 1;
  1476. tonga |= SEPROM_DATA;
  1477. SET_SEPROM;
  1478. tonga |= SEPROM_CLK;
  1479. SET_SEPROM;
  1480. GET_SEPROM;
  1481. if (tonga & SEPROM_DATA) dev->esi[i] |= 1;
  1482. tonga &= ~SEPROM_CLK;
  1483. SET_SEPROM;
  1484. tonga |= SEPROM_DATA;
  1485. SET_SEPROM;
  1486. }
  1487. /* get ack */
  1488. tonga |= SEPROM_DATA;
  1489. SET_SEPROM;
  1490. tonga |= SEPROM_CLK;
  1491. SET_SEPROM;
  1492. GET_SEPROM;
  1493. if (!(tonga & SEPROM_DATA)) error = -EIO;
  1494. tonga &= ~SEPROM_CLK;
  1495. SET_SEPROM;
  1496. tonga |= SEPROM_DATA;
  1497. SET_SEPROM;
  1498. }
  1499. /* stop operation */
  1500. tonga &= ~SEPROM_DATA;
  1501. SET_SEPROM;
  1502. tonga |= SEPROM_CLK;
  1503. SET_SEPROM;
  1504. tonga |= SEPROM_DATA;
  1505. SET_SEPROM;
  1506. }
  1507. if (pci_error) {
  1508. printk(KERN_ERR DEV_LABEL "(itf %d): error reading ESI "
  1509. "(0x%02x)\n",dev->number,pci_error);
  1510. error = -EIO;
  1511. }
  1512. return error;
  1513. }
  1514. #undef SET_SEPROM
  1515. #undef GET_SEPROM
  1516. static int __devinit get_esi_fpga(struct atm_dev *dev, void __iomem *base)
  1517. {
  1518. void __iomem *mac_base;
  1519. int i;
  1520. mac_base = base+EPROM_SIZE-sizeof(struct midway_eprom);
  1521. for (i = 0; i < ESI_LEN; i++) dev->esi[i] = readb(mac_base+(i^3));
  1522. return 0;
  1523. }
  1524. static int __devinit eni_do_init(struct atm_dev *dev)
  1525. {
  1526. struct midway_eprom __iomem *eprom;
  1527. struct eni_dev *eni_dev;
  1528. struct pci_dev *pci_dev;
  1529. unsigned long real_base;
  1530. void __iomem *base;
  1531. unsigned char revision;
  1532. int error,i,last;
  1533. DPRINTK(">eni_init\n");
  1534. dev->ci_range.vpi_bits = 0;
  1535. dev->ci_range.vci_bits = NR_VCI_LD;
  1536. dev->link_rate = ATM_OC3_PCR;
  1537. eni_dev = ENI_DEV(dev);
  1538. pci_dev = eni_dev->pci_dev;
  1539. real_base = pci_resource_start(pci_dev, 0);
  1540. eni_dev->irq = pci_dev->irq;
  1541. error = pci_read_config_byte(pci_dev,PCI_REVISION_ID,&revision);
  1542. if (error) {
  1543. printk(KERN_ERR DEV_LABEL "(itf %d): init error 0x%02x\n",
  1544. dev->number,error);
  1545. return -EINVAL;
  1546. }
  1547. if ((error = pci_write_config_word(pci_dev,PCI_COMMAND,
  1548. PCI_COMMAND_MEMORY |
  1549. (eni_dev->asic ? PCI_COMMAND_PARITY | PCI_COMMAND_SERR : 0)))) {
  1550. printk(KERN_ERR DEV_LABEL "(itf %d): can't enable memory "
  1551. "(0x%02x)\n",dev->number,error);
  1552. return -EIO;
  1553. }
  1554. printk(KERN_NOTICE DEV_LABEL "(itf %d): rev.%d,base=0x%lx,irq=%d,",
  1555. dev->number,revision,real_base,eni_dev->irq);
  1556. if (!(base = ioremap_nocache(real_base,MAP_MAX_SIZE))) {
  1557. printk("\n");
  1558. printk(KERN_ERR DEV_LABEL "(itf %d): can't set up page "
  1559. "mapping\n",dev->number);
  1560. return error;
  1561. }
  1562. eni_dev->base_diff = real_base - (unsigned long) base;
  1563. /* id may not be present in ASIC Tonga boards - check this @@@ */
  1564. if (!eni_dev->asic) {
  1565. eprom = (base+EPROM_SIZE-sizeof(struct midway_eprom));
  1566. if (readl(&eprom->magic) != ENI155_MAGIC) {
  1567. printk("\n");
  1568. printk(KERN_ERR KERN_ERR DEV_LABEL "(itf %d): bad "
  1569. "magic - expected 0x%x, got 0x%x\n",dev->number,
  1570. ENI155_MAGIC,(unsigned) readl(&eprom->magic));
  1571. return -EINVAL;
  1572. }
  1573. }
  1574. eni_dev->phy = base+PHY_BASE;
  1575. eni_dev->reg = base+REG_BASE;
  1576. eni_dev->ram = base+RAM_BASE;
  1577. last = MAP_MAX_SIZE-RAM_BASE;
  1578. for (i = last-RAM_INCREMENT; i >= 0; i -= RAM_INCREMENT) {
  1579. writel(0x55555555,eni_dev->ram+i);
  1580. if (readl(eni_dev->ram+i) != 0x55555555) last = i;
  1581. else {
  1582. writel(0xAAAAAAAA,eni_dev->ram+i);
  1583. if (readl(eni_dev->ram+i) != 0xAAAAAAAA) last = i;
  1584. else writel(i,eni_dev->ram+i);
  1585. }
  1586. }
  1587. for (i = 0; i < last; i += RAM_INCREMENT)
  1588. if (readl(eni_dev->ram+i) != i) break;
  1589. eni_dev->mem = i;
  1590. memset_io(eni_dev->ram,0,eni_dev->mem);
  1591. /* TODO: should shrink allocation now */
  1592. printk("mem=%dkB (",eni_dev->mem >> 10);
  1593. /* TODO: check for non-SUNI, check for TAXI ? */
  1594. if (!(eni_in(MID_RES_ID_MCON) & 0x200) != !eni_dev->asic) {
  1595. printk(")\n");
  1596. printk(KERN_ERR DEV_LABEL "(itf %d): ERROR - wrong id 0x%x\n",
  1597. dev->number,(unsigned) eni_in(MID_RES_ID_MCON));
  1598. return -EINVAL;
  1599. }
  1600. error = eni_dev->asic ? get_esi_asic(dev) : get_esi_fpga(dev,base);
  1601. if (error) return error;
  1602. for (i = 0; i < ESI_LEN; i++)
  1603. printk("%s%02X",i ? "-" : "",dev->esi[i]);
  1604. printk(")\n");
  1605. printk(KERN_NOTICE DEV_LABEL "(itf %d): %s,%s\n",dev->number,
  1606. eni_in(MID_RES_ID_MCON) & 0x200 ? "ASIC" : "FPGA",
  1607. media_name[eni_in(MID_RES_ID_MCON) & DAUGTHER_ID]);
  1608. return suni_init(dev);
  1609. }
  1610. static int __devinit eni_start(struct atm_dev *dev)
  1611. {
  1612. struct eni_dev *eni_dev;
  1613. void __iomem *buf;
  1614. unsigned long buffer_mem;
  1615. int error;
  1616. DPRINTK(">eni_start\n");
  1617. eni_dev = ENI_DEV(dev);
  1618. if (request_irq(eni_dev->irq,&eni_int,SA_SHIRQ,DEV_LABEL,dev)) {
  1619. printk(KERN_ERR DEV_LABEL "(itf %d): IRQ%d is already in use\n",
  1620. dev->number,eni_dev->irq);
  1621. return -EAGAIN;
  1622. }
  1623. /* @@@ should release IRQ on error */
  1624. pci_set_master(eni_dev->pci_dev);
  1625. if ((error = pci_write_config_word(eni_dev->pci_dev,PCI_COMMAND,
  1626. PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER |
  1627. (eni_dev->asic ? PCI_COMMAND_PARITY | PCI_COMMAND_SERR : 0)))) {
  1628. printk(KERN_ERR DEV_LABEL "(itf %d): can't enable memory+"
  1629. "master (0x%02x)\n",dev->number,error);
  1630. return error;
  1631. }
  1632. if ((error = pci_write_config_byte(eni_dev->pci_dev,PCI_TONGA_CTRL,
  1633. END_SWAP_DMA))) {
  1634. printk(KERN_ERR DEV_LABEL "(itf %d): can't set endian swap "
  1635. "(0x%02x)\n",dev->number,error);
  1636. return error;
  1637. }
  1638. /* determine addresses of internal tables */
  1639. eni_dev->vci = eni_dev->ram;
  1640. eni_dev->rx_dma = eni_dev->ram+NR_VCI*16;
  1641. eni_dev->tx_dma = eni_dev->rx_dma+NR_DMA_RX*8;
  1642. eni_dev->service = eni_dev->tx_dma+NR_DMA_TX*8;
  1643. buf = eni_dev->service+NR_SERVICE*4;
  1644. DPRINTK("vci 0x%lx,rx 0x%lx, tx 0x%lx,srv 0x%lx,buf 0x%lx\n",
  1645. eni_dev->vci,eni_dev->rx_dma,eni_dev->tx_dma,
  1646. eni_dev->service,buf);
  1647. spin_lock_init(&eni_dev->lock);
  1648. tasklet_init(&eni_dev->task,eni_tasklet,(unsigned long) dev);
  1649. eni_dev->events = 0;
  1650. /* initialize memory management */
  1651. buffer_mem = eni_dev->mem - (buf - eni_dev->ram);
  1652. eni_dev->free_list_size = buffer_mem/MID_MIN_BUF_SIZE/2;
  1653. eni_dev->free_list = (struct eni_free *) kmalloc(
  1654. sizeof(struct eni_free)*(eni_dev->free_list_size+1),GFP_KERNEL);
  1655. if (!eni_dev->free_list) {
  1656. printk(KERN_ERR DEV_LABEL "(itf %d): couldn't get free page\n",
  1657. dev->number);
  1658. return -ENOMEM;
  1659. }
  1660. eni_dev->free_len = 0;
  1661. eni_put_free(eni_dev,buf,buffer_mem);
  1662. memset_io(eni_dev->vci,0,16*NR_VCI); /* clear VCI table */
  1663. /*
  1664. * byte_addr free (k)
  1665. * 0x00000000 512 VCI table
  1666. * 0x00004000 496 RX DMA
  1667. * 0x00005000 492 TX DMA
  1668. * 0x00006000 488 service list
  1669. * 0x00007000 484 buffers
  1670. * 0x00080000 0 end (512kB)
  1671. */
  1672. eni_out(0xffffffff,MID_IE);
  1673. error = start_tx(dev);
  1674. if (error) return error;
  1675. error = start_rx(dev);
  1676. if (error) return error;
  1677. error = dev->phy->start(dev);
  1678. if (error) return error;
  1679. eni_out(eni_in(MID_MC_S) | (1 << MID_INT_SEL_SHIFT) |
  1680. MID_TX_LOCK_MODE | MID_DMA_ENABLE | MID_TX_ENABLE | MID_RX_ENABLE,
  1681. MID_MC_S);
  1682. /* Tonga uses SBus INTReq1 */
  1683. (void) eni_in(MID_ISA); /* clear Midway interrupts */
  1684. return 0;
  1685. }
  1686. static void eni_close(struct atm_vcc *vcc)
  1687. {
  1688. DPRINTK(">eni_close\n");
  1689. if (!ENI_VCC(vcc)) return;
  1690. clear_bit(ATM_VF_READY,&vcc->flags);
  1691. close_rx(vcc);
  1692. close_tx(vcc);
  1693. DPRINTK("eni_close: done waiting\n");
  1694. /* deallocate memory */
  1695. kfree(ENI_VCC(vcc));
  1696. vcc->dev_data = NULL;
  1697. clear_bit(ATM_VF_ADDR,&vcc->flags);
  1698. /*foo();*/
  1699. }
  1700. static int eni_open(struct atm_vcc *vcc)
  1701. {
  1702. struct eni_dev *eni_dev;
  1703. struct eni_vcc *eni_vcc;
  1704. int error;
  1705. short vpi = vcc->vpi;
  1706. int vci = vcc->vci;
  1707. DPRINTK(">eni_open\n");
  1708. EVENT("eni_open\n",0,0);
  1709. if (!test_bit(ATM_VF_PARTIAL,&vcc->flags))
  1710. vcc->dev_data = NULL;
  1711. eni_dev = ENI_DEV(vcc->dev);
  1712. if (vci != ATM_VPI_UNSPEC && vpi != ATM_VCI_UNSPEC)
  1713. set_bit(ATM_VF_ADDR,&vcc->flags);
  1714. if (vcc->qos.aal != ATM_AAL0 && vcc->qos.aal != ATM_AAL5)
  1715. return -EINVAL;
  1716. DPRINTK(DEV_LABEL "(itf %d): open %d.%d\n",vcc->dev->number,vcc->vpi,
  1717. vcc->vci);
  1718. if (!test_bit(ATM_VF_PARTIAL,&vcc->flags)) {
  1719. eni_vcc = kmalloc(sizeof(struct eni_vcc),GFP_KERNEL);
  1720. if (!eni_vcc) return -ENOMEM;
  1721. vcc->dev_data = eni_vcc;
  1722. eni_vcc->tx = NULL; /* for eni_close after open_rx */
  1723. if ((error = open_rx_first(vcc))) {
  1724. eni_close(vcc);
  1725. return error;
  1726. }
  1727. if ((error = open_tx_first(vcc))) {
  1728. eni_close(vcc);
  1729. return error;
  1730. }
  1731. }
  1732. if (vci == ATM_VPI_UNSPEC || vpi == ATM_VCI_UNSPEC) return 0;
  1733. if ((error = open_rx_second(vcc))) {
  1734. eni_close(vcc);
  1735. return error;
  1736. }
  1737. if ((error = open_tx_second(vcc))) {
  1738. eni_close(vcc);
  1739. return error;
  1740. }
  1741. set_bit(ATM_VF_READY,&vcc->flags);
  1742. /* should power down SUNI while !ref_count @@@ */
  1743. return 0;
  1744. }
  1745. static int eni_change_qos(struct atm_vcc *vcc,struct atm_qos *qos,int flgs)
  1746. {
  1747. struct eni_dev *eni_dev = ENI_DEV(vcc->dev);
  1748. struct eni_tx *tx = ENI_VCC(vcc)->tx;
  1749. struct sk_buff *skb;
  1750. int error,rate,rsv,shp;
  1751. if (qos->txtp.traffic_class == ATM_NONE) return 0;
  1752. if (tx == eni_dev->ubr) return -EBADFD;
  1753. rate = atm_pcr_goal(&qos->txtp);
  1754. if (rate < 0) rate = -rate;
  1755. rsv = shp = 0;
  1756. if ((flgs & ATM_MF_DEC_RSV) && rate && rate < tx->reserved) rsv = 1;
  1757. if ((flgs & ATM_MF_INC_RSV) && (!rate || rate > tx->reserved)) rsv = 1;
  1758. if ((flgs & ATM_MF_DEC_SHP) && rate && rate < tx->shaping) shp = 1;
  1759. if ((flgs & ATM_MF_INC_SHP) && (!rate || rate > tx->shaping)) shp = 1;
  1760. if (!rsv && !shp) return 0;
  1761. error = reserve_or_set_tx(vcc,&qos->txtp,rsv,shp);
  1762. if (error) return error;
  1763. if (shp && !(flgs & ATM_MF_IMMED)) return 0;
  1764. /*
  1765. * Walk through the send buffer and patch the rate information in all
  1766. * segmentation buffer descriptors of this VCC.
  1767. */
  1768. tasklet_disable(&eni_dev->task);
  1769. skb_queue_walk(&eni_dev->tx_queue, skb) {
  1770. void __iomem *dsc;
  1771. if (ATM_SKB(skb)->vcc != vcc) continue;
  1772. dsc = tx->send+ENI_PRV_POS(skb)*4;
  1773. writel((readl(dsc) & ~(MID_SEG_RATE | MID_SEG_PR)) |
  1774. (tx->prescaler << MID_SEG_PR_SHIFT) |
  1775. (tx->resolution << MID_SEG_RATE_SHIFT), dsc);
  1776. }
  1777. tasklet_enable(&eni_dev->task);
  1778. return 0;
  1779. }
  1780. static int eni_ioctl(struct atm_dev *dev,unsigned int cmd,void __user *arg)
  1781. {
  1782. struct eni_dev *eni_dev = ENI_DEV(dev);
  1783. if (cmd == ENI_MEMDUMP) {
  1784. if (!capable(CAP_NET_ADMIN)) return -EPERM;
  1785. printk(KERN_WARNING "Please use /proc/atm/" DEV_LABEL ":%d "
  1786. "instead of obsolete ioctl ENI_MEMDUMP\n",dev->number);
  1787. dump(dev);
  1788. return 0;
  1789. }
  1790. if (cmd == ENI_SETMULT) {
  1791. struct eni_multipliers mult;
  1792. if (!capable(CAP_NET_ADMIN)) return -EPERM;
  1793. if (copy_from_user(&mult, arg,
  1794. sizeof(struct eni_multipliers)))
  1795. return -EFAULT;
  1796. if ((mult.tx && mult.tx <= 100) || (mult.rx &&mult.rx <= 100) ||
  1797. mult.tx > 65536 || mult.rx > 65536)
  1798. return -EINVAL;
  1799. if (mult.tx) eni_dev->tx_mult = mult.tx;
  1800. if (mult.rx) eni_dev->rx_mult = mult.rx;
  1801. return 0;
  1802. }
  1803. if (cmd == ATM_SETCIRANGE) {
  1804. struct atm_cirange ci;
  1805. if (copy_from_user(&ci, arg,sizeof(struct atm_cirange)))
  1806. return -EFAULT;
  1807. if ((ci.vpi_bits == 0 || ci.vpi_bits == ATM_CI_MAX) &&
  1808. (ci.vci_bits == NR_VCI_LD || ci.vpi_bits == ATM_CI_MAX))
  1809. return 0;
  1810. return -EINVAL;
  1811. }
  1812. if (!dev->phy->ioctl) return -ENOIOCTLCMD;
  1813. return dev->phy->ioctl(dev,cmd,arg);
  1814. }
  1815. static int eni_getsockopt(struct atm_vcc *vcc,int level,int optname,
  1816. void __user *optval,int optlen)
  1817. {
  1818. return -EINVAL;
  1819. }
  1820. static int eni_setsockopt(struct atm_vcc *vcc,int level,int optname,
  1821. void __user *optval,int optlen)
  1822. {
  1823. return -EINVAL;
  1824. }
  1825. static int eni_send(struct atm_vcc *vcc,struct sk_buff *skb)
  1826. {
  1827. enum enq_res res;
  1828. DPRINTK(">eni_send\n");
  1829. if (!ENI_VCC(vcc)->tx) {
  1830. if (vcc->pop) vcc->pop(vcc,skb);
  1831. else dev_kfree_skb(skb);
  1832. return -EINVAL;
  1833. }
  1834. if (!skb) {
  1835. printk(KERN_CRIT "!skb in eni_send ?\n");
  1836. if (vcc->pop) vcc->pop(vcc,skb);
  1837. return -EINVAL;
  1838. }
  1839. if (vcc->qos.aal == ATM_AAL0) {
  1840. if (skb->len != ATM_CELL_SIZE-1) {
  1841. if (vcc->pop) vcc->pop(vcc,skb);
  1842. else dev_kfree_skb(skb);
  1843. return -EINVAL;
  1844. }
  1845. *(u32 *) skb->data = htonl(*(u32 *) skb->data);
  1846. }
  1847. submitted++;
  1848. ATM_SKB(skb)->vcc = vcc;
  1849. tasklet_disable(&ENI_DEV(vcc->dev)->task);
  1850. res = do_tx(skb);
  1851. tasklet_enable(&ENI_DEV(vcc->dev)->task);
  1852. if (res == enq_ok) return 0;
  1853. skb_queue_tail(&ENI_VCC(vcc)->tx->backlog,skb);
  1854. backlogged++;
  1855. tasklet_schedule(&ENI_DEV(vcc->dev)->task);
  1856. return 0;
  1857. }
  1858. static void eni_phy_put(struct atm_dev *dev,unsigned char value,
  1859. unsigned long addr)
  1860. {
  1861. writel(value,ENI_DEV(dev)->phy+addr*4);
  1862. }
  1863. static unsigned char eni_phy_get(struct atm_dev *dev,unsigned long addr)
  1864. {
  1865. return readl(ENI_DEV(dev)->phy+addr*4);
  1866. }
  1867. static int eni_proc_read(struct atm_dev *dev,loff_t *pos,char *page)
  1868. {
  1869. struct hlist_node *node;
  1870. struct sock *s;
  1871. static const char *signal[] = { "LOST","unknown","okay" };
  1872. struct eni_dev *eni_dev = ENI_DEV(dev);
  1873. struct atm_vcc *vcc;
  1874. int left,i;
  1875. left = *pos;
  1876. if (!left)
  1877. return sprintf(page,DEV_LABEL "(itf %d) signal %s, %dkB, "
  1878. "%d cps remaining\n",dev->number,signal[(int) dev->signal],
  1879. eni_dev->mem >> 10,eni_dev->tx_bw);
  1880. if (!--left)
  1881. return sprintf(page,"%4sBursts: TX"
  1882. #if !defined(CONFIG_ATM_ENI_BURST_TX_16W) && \
  1883. !defined(CONFIG_ATM_ENI_BURST_TX_8W) && \
  1884. !defined(CONFIG_ATM_ENI_BURST_TX_4W) && \
  1885. !defined(CONFIG_ATM_ENI_BURST_TX_2W)
  1886. " none"
  1887. #endif
  1888. #ifdef CONFIG_ATM_ENI_BURST_TX_16W
  1889. " 16W"
  1890. #endif
  1891. #ifdef CONFIG_ATM_ENI_BURST_TX_8W
  1892. " 8W"
  1893. #endif
  1894. #ifdef CONFIG_ATM_ENI_BURST_TX_4W
  1895. " 4W"
  1896. #endif
  1897. #ifdef CONFIG_ATM_ENI_BURST_TX_2W
  1898. " 2W"
  1899. #endif
  1900. ", RX"
  1901. #if !defined(CONFIG_ATM_ENI_BURST_RX_16W) && \
  1902. !defined(CONFIG_ATM_ENI_BURST_RX_8W) && \
  1903. !defined(CONFIG_ATM_ENI_BURST_RX_4W) && \
  1904. !defined(CONFIG_ATM_ENI_BURST_RX_2W)
  1905. " none"
  1906. #endif
  1907. #ifdef CONFIG_ATM_ENI_BURST_RX_16W
  1908. " 16W"
  1909. #endif
  1910. #ifdef CONFIG_ATM_ENI_BURST_RX_8W
  1911. " 8W"
  1912. #endif
  1913. #ifdef CONFIG_ATM_ENI_BURST_RX_4W
  1914. " 4W"
  1915. #endif
  1916. #ifdef CONFIG_ATM_ENI_BURST_RX_2W
  1917. " 2W"
  1918. #endif
  1919. #ifndef CONFIG_ATM_ENI_TUNE_BURST
  1920. " (default)"
  1921. #endif
  1922. "\n","");
  1923. if (!--left)
  1924. return sprintf(page,"%4sBuffer multipliers: tx %d%%, rx %d%%\n",
  1925. "",eni_dev->tx_mult,eni_dev->rx_mult);
  1926. for (i = 0; i < NR_CHAN; i++) {
  1927. struct eni_tx *tx = eni_dev->tx+i;
  1928. if (!tx->send) continue;
  1929. if (!--left) {
  1930. return sprintf(page,"tx[%d]: 0x%ld-0x%ld "
  1931. "(%6ld bytes), rsv %d cps, shp %d cps%s\n",i,
  1932. (unsigned long) (tx->send - eni_dev->ram),
  1933. tx->send-eni_dev->ram+tx->words*4-1,tx->words*4,
  1934. tx->reserved,tx->shaping,
  1935. tx == eni_dev->ubr ? " (UBR)" : "");
  1936. }
  1937. if (--left) continue;
  1938. return sprintf(page,"%10sbacklog %u packets\n","",
  1939. skb_queue_len(&tx->backlog));
  1940. }
  1941. read_lock(&vcc_sklist_lock);
  1942. for(i = 0; i < VCC_HTABLE_SIZE; ++i) {
  1943. struct hlist_head *head = &vcc_hash[i];
  1944. sk_for_each(s, node, head) {
  1945. struct eni_vcc *eni_vcc;
  1946. int length;
  1947. vcc = atm_sk(s);
  1948. if (vcc->dev != dev)
  1949. continue;
  1950. eni_vcc = ENI_VCC(vcc);
  1951. if (--left) continue;
  1952. length = sprintf(page,"vcc %4d: ",vcc->vci);
  1953. if (eni_vcc->rx) {
  1954. length += sprintf(page+length,"0x%ld-0x%ld "
  1955. "(%6ld bytes)",
  1956. (unsigned long) (eni_vcc->recv - eni_dev->ram),
  1957. eni_vcc->recv-eni_dev->ram+eni_vcc->words*4-1,
  1958. eni_vcc->words*4);
  1959. if (eni_vcc->tx) length += sprintf(page+length,", ");
  1960. }
  1961. if (eni_vcc->tx)
  1962. length += sprintf(page+length,"tx[%d], txing %d bytes",
  1963. eni_vcc->tx->index,eni_vcc->txing);
  1964. page[length] = '\n';
  1965. read_unlock(&vcc_sklist_lock);
  1966. return length+1;
  1967. }
  1968. }
  1969. read_unlock(&vcc_sklist_lock);
  1970. for (i = 0; i < eni_dev->free_len; i++) {
  1971. struct eni_free *fe = eni_dev->free_list+i;
  1972. unsigned long offset;
  1973. if (--left) continue;
  1974. offset = (unsigned long) eni_dev->ram+eni_dev->base_diff;
  1975. return sprintf(page,"free %p-%p (%6d bytes)\n",
  1976. fe->start-offset,fe->start-offset+(1 << fe->order)-1,
  1977. 1 << fe->order);
  1978. }
  1979. return 0;
  1980. }
  1981. static const struct atmdev_ops ops = {
  1982. .open = eni_open,
  1983. .close = eni_close,
  1984. .ioctl = eni_ioctl,
  1985. .getsockopt = eni_getsockopt,
  1986. .setsockopt = eni_setsockopt,
  1987. .send = eni_send,
  1988. .phy_put = eni_phy_put,
  1989. .phy_get = eni_phy_get,
  1990. .change_qos = eni_change_qos,
  1991. .proc_read = eni_proc_read
  1992. };
  1993. static int __devinit eni_init_one(struct pci_dev *pci_dev,
  1994. const struct pci_device_id *ent)
  1995. {
  1996. struct atm_dev *dev;
  1997. struct eni_dev *eni_dev;
  1998. int error = -ENOMEM;
  1999. DPRINTK("eni_init_one\n");
  2000. if (pci_enable_device(pci_dev)) {
  2001. error = -EIO;
  2002. goto out0;
  2003. }
  2004. eni_dev = (struct eni_dev *) kmalloc(sizeof(struct eni_dev),GFP_KERNEL);
  2005. if (!eni_dev) goto out0;
  2006. if (!cpu_zeroes) {
  2007. cpu_zeroes = pci_alloc_consistent(pci_dev,ENI_ZEROES_SIZE,
  2008. &zeroes);
  2009. if (!cpu_zeroes) goto out1;
  2010. }
  2011. dev = atm_dev_register(DEV_LABEL,&ops,-1,NULL);
  2012. if (!dev) goto out2;
  2013. pci_set_drvdata(pci_dev, dev);
  2014. eni_dev->pci_dev = pci_dev;
  2015. dev->dev_data = eni_dev;
  2016. eni_dev->asic = ent->driver_data;
  2017. error = eni_do_init(dev);
  2018. if (error) goto out3;
  2019. error = eni_start(dev);
  2020. if (error) goto out3;
  2021. eni_dev->more = eni_boards;
  2022. eni_boards = dev;
  2023. return 0;
  2024. out3:
  2025. atm_dev_deregister(dev);
  2026. out2:
  2027. pci_free_consistent(eni_dev->pci_dev,ENI_ZEROES_SIZE,cpu_zeroes,zeroes);
  2028. cpu_zeroes = NULL;
  2029. out1:
  2030. kfree(eni_dev);
  2031. out0:
  2032. return error;
  2033. }
  2034. static struct pci_device_id eni_pci_tbl[] = {
  2035. { PCI_VENDOR_ID_EF, PCI_DEVICE_ID_EF_ATM_FPGA, PCI_ANY_ID, PCI_ANY_ID,
  2036. 0, 0, 0 /* FPGA */ },
  2037. { PCI_VENDOR_ID_EF, PCI_DEVICE_ID_EF_ATM_ASIC, PCI_ANY_ID, PCI_ANY_ID,
  2038. 0, 0, 1 /* ASIC */ },
  2039. { 0, }
  2040. };
  2041. MODULE_DEVICE_TABLE(pci,eni_pci_tbl);
  2042. static void __devexit eni_remove_one(struct pci_dev *pci_dev)
  2043. {
  2044. /* grrr */
  2045. }
  2046. static struct pci_driver eni_driver = {
  2047. .name = DEV_LABEL,
  2048. .id_table = eni_pci_tbl,
  2049. .probe = eni_init_one,
  2050. .remove = __devexit_p(eni_remove_one),
  2051. };
  2052. static int __init eni_init(void)
  2053. {
  2054. struct sk_buff *skb; /* dummy for sizeof */
  2055. if (sizeof(skb->cb) < sizeof(struct eni_skb_prv)) {
  2056. printk(KERN_ERR "eni_detect: skb->cb is too small (%Zd < %Zd)\n",
  2057. sizeof(skb->cb),sizeof(struct eni_skb_prv));
  2058. return -EIO;
  2059. }
  2060. return pci_register_driver(&eni_driver);
  2061. }
  2062. module_init(eni_init);
  2063. /* @@@ since exit routine not defined, this module can not be unloaded */
  2064. MODULE_LICENSE("GPL");